## Intel SIMD architecture

Computer Organization and Assembly Languages
Yung-Yu Cbuang
2007/1/7

- SIMD
- MMX architectures
- MMX instructions
- examples
- SSE/ SSE2
- SIMD instructions are probably the best place to use assembly since compilers usually do not do a good job on using these instructions


## Performance boost

- Increasing clock rate is not fast enough for boosting performance
- Architecture improvements (such as pipeline/ cache/ SIMD) are more significant
- Intel analyzed multimedia applications and found they share the following characteristics:
- Small native data types (8-bit pixel, 16-bit audio)
- Recurring operations
- Inherent parallelism


## SIMD

- SIMD (single instruction multiple data) architecture performs the same operation on multiple data elements in parallel
- PADDW MM0, MM1

- MMX (Multimedia Extension) was introduced in 1996 (Pentium with MMX and Pentium II).
- SSE (Streaming SIMD Extension) was introduced with Pentium III.
- SSE2 was introduced with Pentium 4.
- SSE3 was introduced with Pentium 4 supporting hyper-threading technology. SSE3 adds 13 more instructions.


## MMX

## MMX data types

Packed Byte: 8 bytes packed into 64 bits

- After analyzing a lot of existing applications such as graphics, MPEG, music, speech recognition, game, image processing, they found that many multimedia algorithms execute the same instructions on many pieces of data in a large data set.
- Typical elements are small, 8 bits for pixels, 16 bits for audio, 32 bits for graphics and general computing.
- New data type: 64-bit packed data type. Why 64 bits?
- Good enough
- Practical


Packed Word: 4 words packed into 64 bits


Packed Doubleword: 2 doublewords packed into 64 bits


Packed Quadword: One 64-bit quantity



8 MMX Registers MM0~MM7

NaN or infinity as real because bits 79-64 are ones.

Even if MMX registers are 64-bit, they don't extend Pentium to a 64-bit CPU since only logic instructions are provided for 64-bit data.

- To be fully compatible with existing IA, no new mode or state was created. Hence, for context switching, no extra state needs to be saved.
- To reach the goal, MMX is hidden behind FPU. When floating-point state is saved or restored, MMX is saved or restored.
- It allows existing OS to perform context switching on the processes executing MMX instruction without be aware of MMX.
- However, it means MMX and FPU can not be used at the same time. Big overhead to switch.


## Compatibility

$\qquad$

- Although Intel defenses their decision on aliasing MMX to FPU for compatibility. It is actually a bad decision. OS can just provide a service pack or get updated.
- It is why Intel introduced SSE Iater without any aliasing


## MMX instructions

- 57 MMX instructions are defined to perform the parallel operations on multiple data elements packed into 64-bit data types.
- These include add, subtract, multiply, compare, and shift, data conversion, 64-bit data move, 64-bit logical operation and multiply-add for multiplyaccumulate operations.
- All instructions except for data move use MMX registers as operands.
- Most complete support for 16-bit operations.
- Useful in graphics applications.
- When an operation overflows or underflows, the result becomes the largest or smallest possible representable number.
- Two types: signed and unsigned saturation

wrap-around

saturating

|  | Category | Wraparound | Signed Saturation | Unsigned Saturation |
| :---: | :---: | :---: | :---: | :---: |
| Arithmetic | Addition <br> Subtraction <br> Multiplication <br> Multiply and Add | PADDB, PADDW, PADDD <br> PSUBB, PSUBW, PSUBD PMULL, PMULH PMADD |  | PADDUSB, PADDUSW PSUBUSB, PSUBUSW |
| Comparison | Compare for Equal <br> Compare for Greater Than | PCMPEQB, PCMPEQW, PCMPEQD PCMPGTPB, PCMPGTPW, PCMPGTPD |  |  |
| Conversion | Pack |  | PACKSSWB, PACKSSDW | PACKUSWB |
| Unpack | Unpack High <br> Unpack Low | PUNPCKHBW, PUNPCKHWD, PUNPCKHDQ PUNPCKLBW, PUNPCKLWD, PUNPCKLDQ |  |  |

MMX instructions

| Logical | And <br> And Not <br> Or <br> Exclusive OR | Packed | Full Quadword |
| :---: | :---: | :---: | :---: |
|  |  |  | PAND PANDN POR PXOR |
| Shift | Shift Left Logical <br> Shift Right Logical <br> Shift Right Arithmetic | PSLLW, PSLLD PSRLW, PSRLD PSRAW, PSRAD | $\begin{array}{\|l\|l\|} \hline \text { PSLLQ } \\ \text { PSRLQ } \end{array}$ |
|  |  | Doubleword Transfers | Quadword Transfers |
| Data Transfer | Register to Register Load from Memory Store to Memory | MOVD MOVD MOVD | MOVQ MOVQ MOVQ |
| $\begin{aligned} & \text { Empty MMX } \\ & \text { State } \end{aligned}$ |  | EMMS |  |

Call it before you switch to FPU from MMX;
Expensive operation

## Arithmetic

- PADDB/PADDW/PADDD: add two packed numbers, no EFLAGS is set, ensure overflow never occurs by yourself
- Multiplication: two steps
- PMULLW: multiplies four words and stores the four lo words of the four double word results
- PMULHW/PMULHUW: multiplies four words and stores the four hi words of the four double word results. PMULHUW for unsigned.
- PMADDWD

DEST[31:0] $\leftarrow(\operatorname{DEST}[15: 0]$ * SRC[15:0]) + (DEST[31:16] * SRC[31:16]); DEST[63:32] $\leftarrow(\operatorname{DEST}[47: 32] * \operatorname{SRC}[47: 32])+(\operatorname{DEST}[63: 48] * \operatorname{SRC}[63: 48])$;

mov eax, 1 ; request version info
cpuid ; supported since Pentium
test edx, 00800000h ;bit 23
; 02000000h (bit 25) SSE ; 04000000h (bit 26) SSE2
jnz HasMMX

## cpuid

| Initial EAX Value | Information Provided about the Processor |  |
| :---: | :---: | :---: |
|  | Basic CPUID Information |  |
| OH | $\begin{aligned} & \text { EAX } \\ & \text { EBX } \\ & \text { ECX } \\ & \text { EDX } \end{aligned}$ | Maximum Input Value for Basic CPUID Information (see Table 3-13) <br> "Genu" <br> "ntel" <br> "inel" |
| 01H | EAX <br> EBX <br> ECX <br> EDX | Version Information: Type, Family, Model, and Stepping ID (see Figure 3-5) <br> Bits 7-0: Brand Index <br> Bits 15-8: CLFLUSH line size (Value * $8=$ cache line size in bytes) <br> Bits 23-16: Maximum number of logical processors in this physical package. <br> Bits 31-24: Initial APIC ID <br> Extended Feature Information (see Figure 3-6 and Table 3-15) <br> Feature Information (see Figure 3-7 and Table 3-16) |
| 02H | $E A X$ $E B X$ $E C X$ $E D X$ | Cache and TLB Information (see Table 3-17) <br> Cache and TLB Information <br> Cache and TLB Information <br> Cache and TLB Information |



## Example：add a constant to a vector

char $d[]=\{5,5,5,5,5,5,5,5\}$;
char clr[]=\{65,66,68,...,87,88\}; // 24 bytes
_asm\{
movq mm1, d
mov cx, 3
mov esi, 0
L1: movq mm0, clr[esi]
paddb mm0, mm1
movq clr[esi], mm0
add esi, 8
loop L1
emms
\}

Comparison
－No CFLAGS，how many flags will you need？ Results are stored in destination．
－EQ／GT，no LT


PCMPEQB／PCMPGTB Operation

## Change data types

Pack with signed saturation



25



- Efficient data layout
- Elimination of branches

Performance boost (data from 1996)
范

Benchmark kernels FFT, FIR, vector dotproduct, IDCT,


Application: frame difference


Application: frame difference

(A-B) or (B-A)


Application: frame difference
MOVQ mm1, A //move 8 pixels of image A
MOVQ mm2, B //move 8 pixels of image B
MOVQ mm3, mm1 // mm3=A
PSUBSB mm1, mm2 // mm1=A-B
PSUBSB mm2, mm3 // mm2=B-A
POR


A


B
$\mathbf{A}^{*} \alpha+\mathbf{B}^{*}(\mathbf{1}-\alpha)=\mathbf{B}+\alpha(\mathbf{A}-\mathrm{B})$

$\alpha=0.5$
$\alpha=0.25$


## Example: image fade-in-fade-out

- Two formats: planar and chunky
- In Chunky format, 16 bits of 64 bits are wasted
- So, we use planar in the following example


Example: image fade-in-fade-out
Image A
Image B

|  |  | Ar3 Ar2 Ar1 | Ar0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1. Unpack byte $R$ pixel components from image $A$ \& $B$ |  |  |  |  |  |  |
| 2. Subtract image $B$ from image $A$ |  | Br3 | Br2 | Br1 | Bro |  |
|  |  | r3 | r2 | r1 | r0 |  |
| 3. Multiply subtract result by fade value |  | * | * | * | * |  |
|  |  | fade | fade | fade | fade |  |
|  |  | fade*r3 | fade*r2 | fade*r1 | fade*r0 |  |
|  |  | + | + | + | + |  |
| 4. Add image B pixels |  | Br3 | Br2 | Br1 | Br0 |  |
| 5. Pack new composite pixels back to bytes |  | new r3 | new ${ }^{2}$ | new r1 | new r0 |  |
|  |  |  |  | r3 r2 | r1 r0 |  |

## Example: image fade-in-fade-out

MOVQ mm0, alpha//4 16-b zero-padding $\alpha$
MOVD mm1, A //move 4 pixels of image A
MOVD mm2, B //move 4 pixels of image $B$
PXOR mm3, mm3 //clear mm3 to all zeroes
//unpack 4 pixels to 4 words
PUNPCKLBW mm1, mm3 // Because B-A could be
PUNPCKLBW mm2, mm3 // negative, need 16 bits
PSUBW mm1, mm2 //(B-A)
PMULHW mm1, mm0 //(B-A)*fade/256
PADDW mm1, mm2 //(B-A)*fade + B
//pack four words back to four bytes PACKUSWB mm1, mm3

- Each operation can execute without needing to know the results of a previous operation.
- Example, sprite overlay
for $i=1$ to sprite_Size
if sprite[i]=clr
then out_color[i]=bg[i]
else out_color[i]=sprite[i]

- How to execute data-dependent calculations on several pixels in parallel.

Application: sprite overlay

Phase 1

| a3 | a2 | a1 | a0 |
| :---: | :---: | :---: | :---: |
| $=$ $=$ $=$  <br> clear_color clear_color clear_color clear_color |  |  |  |


| $1111 \ldots 111$ | $0000 \ldots 0000$ | $1111 \ldots 1111$ | $0000 \ldots 0000$ |
| :--- | :--- | :--- | :--- |

Phase 2
Phase 2

| a3 | a2 | a1 | a0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A and (Complement of Mask) |  |  |  | | c3 | c2 | c1 | c0 |
| :--- | :--- | :--- | :--- | :--- |


| $0000 \ldots . .0000$ | $1111 \ldots 1111$ | $0000 \ldots . .0000$ | $1111 \ldots 111$ | $1111 \ldots 1111$ | $0000 \ldots 000$ | $1111 \ldots 1111$ | $0000 \ldots 0000$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | a 2 | 0 | a 0 | c 3 | 0 | c 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Application: sprite overlay

MOVQ mm0, sprite

MOVQ mm2, mm0
MOVQ mm4, bg
MOVQ mm1, clr
PCMPEQW mm0, mm1
PAND mm4, mm0
PANDN mm0, mm2
POR mm0, mm4


| MMX code sequence operation: |  |  |
| :---: | :---: | :---: |
| movq | mm1, row1 | ; load pixels from first row of matrix |
| movq | mm2, row2 | ; load pixels from second row of matrix |
| movq | mm3, row3 | ; load pixels from third row of matrix |
| movq | mm4, row4 | : load pixels from fourch row of matrix |
| punpcklwd | mm1, mm2 | ; unpack low order words of rows $1 \& 2, \mathrm{~mm} 1=[\mathrm{b} 1, \mathrm{a} 1, \mathrm{~b} 0, \mathrm{a} 0]$ |
| punpcklwd | mm3, mm4 | ; unpack low order words of rows 3 \& $4, \mathrm{~mm} 3=[\mathrm{d} 1, \mathrm{c} 1, \mathrm{d0}, \mathrm{c} 0]$ |
| movq | mm5, mm1 | ; copy mm1 to mm5 |
| punpckldq | mm1, mm3 | ; unpack low order doublewords -> mm2 $=[\mathrm{dO}, \mathrm{c} 0$, |
| punpckhdq | mm5, mm3 | ; unpack high order doublewords $->\mathrm{mm5}=[\mathrm{d} 1, \mathrm{c} 1, \mathrm{~b} 1, \mathrm{a} 1]$ |

char M1[4][8];// matrix to be transposed
char M2[8][4];// transposed matrix
int $\mathrm{n}=0$;
for (int i=0;i<4;i++)
for (int $\mathbf{j = 0 ; j < 8 ; j + + )}$
\{ M1[i][j]=n; n++; \}
__asm\{
//move the 4 rows of M1 into MMX registers
movq mm1, M1
movq mm2, M1+8
movq mm3, M1+16
movq mm4, M1+24

Application: matrix transport
//generate rows 1 to 4 of M2
punpcklbw mm1, mm2
punpcklbw mm3, mm4
movq mm0, mm1
punpcklwd mm1, mm3 //mm1 has row 2 \& row 1 punpckhwd mm 0 , $\mathrm{mm} 3 / / \mathrm{mm} 0$ has row 4 \& row 3 movq M2, mm1
movq M2+8, mm0

## Application: matrix transport

//generate rows 5 to 8 of M2
movq mm1, M1 //get row 1 of M1
movq mm3, M1+16 //get row 3 of M1
punpckhbw mm1, mm2
punpckhbw mm3, mm4
movq mm0, mm1
punpcklwd mm1, mm3 //mm1 has row 6 \& row 5
punpckhwd mm0, mm3 //mm0 has row 8 \& row 7
//save results to M2
movq M2+16, mm1
movq M2+24, mm0
emms
\} //end

## How to use assembly in projects

- Write the whole project in assembly
- Link with high-level languages
- Inline assembly
- Intrinsics
- Assembly is rarely used to develop the entire program.
- Use high-level language for overall project development
- Relieves programmer from low-level details
- Use assembly language code
- Speed up critical sections of code
- Access nonstandard hardware devices
- Write platform-specific code
- Extend the HLL's capabilities


## General conventions

- Considerations when calling assembly language procedures from high-level languages:
- Both must use the same naming convention (rules regarding the naming of variables and procedures)
- Both must use the same memory model, with compatible segment names
- Both must use the same calling convention


## Inline assembly code

- Assembly language source code that is inserted directly into a HLL program.
- Compilers such as Microsoft Visual C++ and Borland C++ have compiler-specific directives that identify inline ASM code.
- Efficient inline code executes quickly because CALL and RET instructions are not required.
- Simple to code because there are no external names, memory models, or naming conventions involved.
- Decidedly not portable because it is written for a single platform.
- Can be placed at the beginning of a single statement
- Or, It can mark the beginning of a block of assembly language statements
- Syntax:

```
_asm statement
    _asm {
    statement-1
    statement-2
    statement-n
}
```

- An intrinsic is a function known by the compiler that directly maps to a sequence of one or more assembly language instructions.
- The compiler manages things that the user would normally have to be concerned with, such as register names, register allocations, and memory locations of data.
- Intrinsic functions are inherently more efficient than called functions because no calling linkage is required. But, not necessarily as efficient as assembly.
- _mm_<opcode>_<suffix> ${ }^{\text {ps: packed single-precision }}$ ss: scalar single-precision


## Intrinsics

## SSE

\#include <xmmintrin.h>
__m128 a , b , c;
c = _mm_add_ps( a , b );
float a[4] , b[4] , c[4];
for( int i = 0 ; i < 4 ; ++ i )
$\mathrm{c}[\mathrm{i}]=\mathrm{a}[\mathrm{i}]+\mathrm{b}[\mathrm{i}]$;
// a = b * c + d / e;
_m128 a = _mm_add_ps( _mm_mul_ps( b , c ) , _mm_div_ps( d , e ) );

SSE programming environment

- Add eight 128 -bit data registers (XMM registers) in non-64-bit modes; sixteen XMM registers are available in 64-bit mode.
- 32-bit MXCSR register (control and status)
- Add a new data type: 128-bit packed singleprecision floating-point (4 FP numbers.)
- Instruction to perform SIMD operations on 128bit packed single-precision FP and additional 64-bit SIMD integer operations.
- Instructions that explicitly prefetch data, control data cacheability and ordering of store


MXCSR control and status register



- ADDPS/SUBPS: packed single-precision FP


## SSE2

## SSE2 features

- Add data types and instructions for them

- Programming environment unchanged


## Example

SSE Shuffle (SHUFPS)
$\stackrel{5}{5+4}$

SHUFPS xmm1, xmm2, imm8
Select[1..0] decides which DW of DEST to be copied to the 1st DW of DEST
...


## SSE Shuffle (SHUFPS)

$\qquad$
$\xrightarrow[4-4]{4-4}$
65

CASE (SELECT[1:0]) OF
0: DEST[31:0] $\leftarrow$ DEST[31:0];
1: DEST[31:0] $\leftarrow$ DEST[63:32];
2: DEST[31:0] $\leftarrow$ DEST[95:64];
3: DEST[31:0] $\leftarrow$ DEST[127:96]; ESAC;

CASE (SELECT[3:2]) OF
0: DEST[63:32] $\leftarrow$ DEST[31:0];
1: DEST[63:32] $\leftarrow$ DEST[63:32];
2: DEST[63:32] $\leftarrow$ DEST[95:64];
3: DEST[63:32] $\leftarrow$ DEST[127:96]
ESAC;

```
CASE (SELECT[5:4]) OF
    0: DEST[95:64] \leftarrow SRC[31:0];
    1: DEST[95:64] }\leftarrowSRC[63:32]
    2: DEST[95:64] \leftarrow SRC[95:64];
    3: DEST[95:64] \leftarrowSRC[127:96]
ESAC;
CASE (SELECT[7:6]) OF
    0: DEST[127:96] \leftarrow SRC[31:0];
    1: DEST[127:96] \leftarrowSRC[63:32];
    2: DEST[127:96] \leftarrow &RC[95:64];
    3: DEST[127:96] \leftarrow SRC[127:96];
ESAC;
```


## Example (cross product)

```
Vector cross(const Vector& a , const Vector& b )
    return Vector(
        ( a[1] * b[2] - a[2] * b[1] ) ,
        (a[2] * b[0] - a[0] * b[2] ) ,
        ( a[0] * b[1] - a[1] * b[0] ) );
}
```

```
/* cross */
_m128 _mm_cross_ps( __m128 a , __m128 b ) {
    __m128 ea , eb;
    // set to a[1][2][0][3] , b[2][0][1][3]
    ea = _mm_shuffle_ps( a, a,_MM_SHUFFLE(3,0,2,1) );
    eb = _mm_shuffle_ps( b, b, _MM_SHUFFLE(3,1,0,2) );
    // multiply
    __m128 xa = _mm_mul_ps( ea , eb );
    // set to a[2][0][1][3] , b[1][2][0][3]
    a = _mm_shuffle_ps( a, a, _MM_SHUFFLE(3,1,0,2) );
    b = _mm_shuffle_ps( b, b, _MM_SHUFFLE(3,0, 2,1) );
    // multiply
    m128 xb = mm_mul_ps( a , b );
    // subtract
    return _mm_sub_ps( xa , xb );
}
```

Example: dot product

- Given a set of vectors $\left\{v_{1}, v_{2}, \ldots v_{n}\right\}=\left\{\left(x_{1}, y_{1}, z_{1}\right)\right.$, $\left.\left(x_{2}, y_{2}, z_{2}\right), \ldots,\left(x_{n}, y_{n}, z_{n}\right)\right\}$ and a vector $v_{c}=\left(x_{c}, y_{c}, z_{c}\right)$, calculate $\left\{v_{c} \cdot v_{i}\right\}$
- Two options for memory layout
- Array of structure (AoS)
typedef struct \{ float dc, $x, y, z ;\}$ Vertex; Vertex v[n];
- Structure of array (SoA)
typedef struct \{ float $x[n], y[n], z[n] ;\}$ VerticesList;
VerticesList v;


## Example: dot product (AOS)

movaps xmm0, $v$; xmm0 = DC, x0, y0, z0
movaps xmm1, vc ; xmm1 = DC, xc, yc, zc
mulps xmm0, xmm1 ; xmm0=DC,x0*xc,y0*yc,z0*zc
movhlps xmm1, xmm0 ; xmm1= DC, DC, DC, x0*xC
addps xmm1, xmm0 ; xmm1 = DC, DC, DC,
$x 0^{*} x c+z 0^{*} z c$
movaps xmm2, xmm0
shufps xmm2, xmm2, 55h ; xmm2=DC,DC,DC,y0*yc
addps xmm1, xmm2 ; xmm1 = DC, DC, DC,
$x 0^{*} x c+y 0^{*} y c+z 0^{*} z c$
movhlps:DEST[63..0] :=SRC[127..64]

## Example: dot product (SoA)

```
; X = x1,x2, ...,x3
; Y = y1,y2, ...,y3
; Z = z1,z2,...,z3
; A = xc,xc,xc,xc
; B = yc,yc,yc,yc
; C = zc,zc,zc,zc
movaps xmm0, X ; xmm0 = x1,x2,x3,x4
movaps xmm1, Y ; xmm1 = y1,y2,y3,y4
movaps xmm2, Z ; xmm2 = z1,z2,z3,z4
mulps xmm0, A ;xmm0=x1*xc,x2*xc,x3*xc,x4*xc
mulps xmm1, B ;xmm1=y1*yc,y2*yc,y3*xc,y4*yc
mulps xmm2, C ;xmm2=z1*zc,z2*zc,z3*zc,z4*zc
addps xmm0, xmm1
addps xmm0, xmm2 ;xmm0=(x0*xc+y0*yc+z0*zc)...
```

```
float input1[4]={ 1.2f, 3.5f, 1.7f, 2.8f };
float input2[4]={ -0.7f, 2.6f, 3.3f, -0.8f };
float output[4];
For (int i = 0; i < 4; i++) {
    output[i] = input1[i] + input2[i];
}
```

_MM_ALIGN16 float input1[4]

$$
=\{1.2 f, 3.5 f, 1.7 f, 2.8 f\} ;
$$

_MM_ALIGN16 float input2[4]

$$
=\{-0.7 f, 2.6 f, 3.3 f,-0.8 f\} ;
$$

_MM_ALIGN16 float output[4];
__m128 a = _mm_load_ps(input1);
_-m128 b = _mm_load_ps(input2);
__m128 t = _mm_add_ps(a, b);
_mm_store_ps(output, t);

SSE examples (1,024 FP additions)

## Inner product

__m128 x1 = _mm_load_ps(vec1_x); __m128 y1 = _mm_load_ps(vec1_y); __m128 z1 = _mm_load_ps(vec1_z); __m128 x2 = _mm_load_ps(vec2_x); __m128 y2 = _mm_load_ps(vec2_y); __m128 z2 = _mm_load_ps(vec2_z); __m128 t1 = _mm_mul_ps(x1, x2); __m128 t2 = _mm_mul_ps(y1, y2); t1 = _mm_add_ps(t1, t2); t2 = _mm_mul_ps(z1, z2); t1 = _mm_add_ps(t1, t2);
_mm_store_ps(output, t1);

Inner product (1,024 3D vectors)


Inner product (102,400 3D vectors)


## Cache control

- prefetch (_mm_prefetch): a hint for CPU to load operands for the next instructions so that data loading can be executed in parallel with computation.
- Movntps (_mm_stream_ps): ask CPU not to write data into cache, but to the memory directly.


## Cache control

```
__m128 x1 = _mm_load_ps(vec1_x);
__m128 y1 = _mm_load_ps(vec1_y);
m128 z1 = _mm_load_ps(vec1_z);
m128 x2 = _mm_load_ps(vec2_x);
m128 y2 = _mm_load_ps(vec2_y);
m128 z2 = _mm_load_ps(vec2_z);
_mm_prefetch((const char*)(vec1_x + next),
    _MM_HINT_NTA);
_mm_prefetch((const char*)(vec1_y + next),
    _MM_HINT_NTA);
_mm_prefetch((const char*)(vec1_z + next),
    _MM_HINT_NTA);
```

mm_prefetch((const char*)(vec2_x + next), _MM_HINT_NTA);
_mm_prefetch((const char*)(vec2_y + next), _MM_HINT_NTA);
_mm_prefetch((const char*)(vec2_z + next), _MM_HINT_NTA);
__m128 t1 = _mm_mul_ps(x1, x2);
_m128 t2 = _mm_mul_ps(y1, y2);
t1 = _mm_add_ps(t1, t2);
t2 = _mm_mul_ps(z1, z2);
t1 = _mm_add_ps(t1, t2);
_mm_stream_ps(output, t1);

Cache control


## Exponential

```
int i;
float result = coeff[8] * x;
for(i = 7; i >= 2; i--) {
    result += coeff[i];
    result *= x;
}
return (result + 1) * x + 1;
f(\mp@subsup{x}{0}{}+\varepsilon)=f(\mp@subsup{x}{0}{})+\mp@subsup{f}{}{\prime}(\mp@subsup{x}{0}{})\varepsilon+\mp@subsup{f}{}{\prime\prime}(\mp@subsup{x}{0}{})\mp@subsup{\varepsilon}{}{2}+\ldots~f(\mp@subsup{x}{0}{})+\mp@subsup{f}{}{\prime}(\mp@subsup{x}{0}{})\varepsilon
```


## Exponential

```
int i;
```

__m128 X = _mm_load_ps(data);
__m128 result = _mm_mul_ps(coeff_sse[8], X);
for(i = 7; i >=2; i--) \{
result = _mm_add_ps(result, coeff_sse[i]);
result = _mm_mul_ps(result, X);
\}
result = _mm_add_ps(result, sse_one);
result = _mm_mul_ps(result, X);
result = _mm_add_ps(result, sse_one);
_mm_store_ps(out, result);

Exponential (1,024 times) Other SMD architectures正开

- Graphics Processing Unit (GPU): nVidia 7800, 24 pipelines (8 vector/ 16 fragment)



## NVidia GeForce 8800, 2006

$\frac{\square}{4+4}$

- Each GeForce 8800 GPU stream processor is a fully generalized, fully decoupled, scalar, processor that supports IEEE 754 floating point precision.
- Up to 128 stream processors



## Cell processor

- Cell Processor (IBM/ Toshiba/ Sony): 1 PPE (Power Processing Unit) +8 SPEs (Synergistic Processing Unit)
- An SPE is a RISC processor with 128-bit SIMD for single/ double precision instructions, 128 128bit registers, 256 K local cache
- used in PS3.


Cell Processor Architecture


## References

- Intel MMX for Multimedia PCs, CACM, J an. 1997
- Chapter 11 The MMX Instruction Set, The Art of Assembly
- Chap. 9, 10, 11 of IA-32 Intel Architecture Software Developer's Manual: Volume 1: Basic Architecture
- http:/ / www. csie. ntu. edu.tw/ -r89004/ hive/ sse/ page_1.html

