Introduction and the architecture of FPGA



Evolution of Integrated Circuits

- < 1960 individual transistors</p>
- 1960s 1970s:
 - SSI, MSI, LSI (10,000 transistors)
- 1980s:
 - Programmable Logic Devices (PLAs, PALs)
 - 16-bit, 32-bit processors (> 1,000,000 transistors)
- 1990s:
 - Full custom chips
 - Gate arrays (semi-custom chips)
 - Field-Programmable Gate Arrays
 - > 100,000,000 transistors
- 2010: > 1,000,000,000 transistors
 - Intel Quad-core Itanium (2 billion)



First transistor, Patented 1964



Intel i4004 (1971)



Intel i486 (1988)



2,300 transistors



55 million transistors

P4 (2000)

1.2 million transistors



Core2 Duo (2006)

291 million transistors



Stratix IV GX FPGA

2.5 billion transistors





Why Teach Students about FPGAs?

- Field-Programmable Gate Arrays are programmable hardware chips
 - Can be used to implement any digital hardware circuit
- Digital hardware is found is almost all modern products
 - Consumer produces, like audio and video players
 - Telephone and television equipment
 - Cars, airplanes, trains
 - Medical equipment, and industrial control

FPGAs are ... everywhere



Industries that use FPGAs





Traditional FPGA Applications





Altera FPGA Applications





Consumer Applications



Set-Top Boxes



Touch Panels





LCD, Plasma Displays/TVs



Consumer Music



Printers

DVD Players



Handheld Media Players

Camcorders



What are FPGAs and why should we use them?



© 2011 Altera Corporation—Confidential

FPGA

Field Programmable Gate Array

- A large set of programmable logic elements
- Connected with *programmable switches*

FPGA: re-programmable hardware



FPGA Architecture: Logic Element

Lookup table (LUT) implements any 4-input logic function



- Actual LE is significantly more complex



FPGA Architecture



Programmable switch

Stratix IV GX (more than 10 million gates)





Digital Signal Processing





General I/O





© 2011 Altera Corporation-Confidential

Clock Management





Serial Interfaces





© 2011 Altera Corporation—Confidential

Introducing Arria II GX FPGAs

- High functionality
 - Optimized logic, memory, and digital signal processing (DSP) ratios for 3-Gbps applications
 - Up to 16 transceivers @ 3.75 Gbps
- Lowest power 3-Gbps FPGA
 - 40-nm process with 0.9V core voltage
 - <100 mW per transceiver channel</p>
 - Integrated power optimization tool
- Design with ease
 - Built-in PCI Express hard IP
 - Single design environment
 - Jump-start design with protocol IP packs, reference designs and development kits



Lowest power, cost optimized for 3 Gbps



Arria II GX Family

Device	Equiv LEs	Maximum Transceiver Channels ⁽¹⁾	PCI Express Hard IP Blocks	Total Memory MBits	18 X 18 Multipliers	Max. LVDS I/O (1)(2)	Phase- locked loops (PLLs) ⁽¹⁾
EP2AGX20	16K	4	1	0.98	56	48	4
EP2AGX30	27K	4	1	1.6	144	48	4
EP2AGX45	45K	8	1	3.4	228	56	4
EP2AGX65	63K	8	1	5.2	312	56	4
EP2AGX95	94K	12	1	6.7	448	64	6
EP2AGX125	124K	12	1	8.1	576	64	6
EP2AGX190	190K	16	1	9.9	656	96	6
EP2AGX260	256K	16	1	11.8	736	96	6

Notes:

1) Number of transceiver channels and LVDS I/O determined by packaging.

2) Maximum LVDS I/O denotes channels with built-in SERDES (up to 1 Gbps). See Handbook for details.



Arria II GX Transceiver Block Architecture

- Up to 4 transceiver blocks
- Left side of device only
- Dynamic reconfiguration support



Arria II GX device with 8 transceiver channels (2 transceiver blocks)

CCU = Clock Control Unit; CMU = Clock Management Unit



Why use FPGAs?

Problem:

- Create an application to process a lot of data quickly
- How?

Alternatives:

- Processor?
 - Easy to write code, low performance, power hungry
- Gate Array (ASIC)?
 - Very high performance, low power, very hard to design, expensive to manufacture
- Field-Programmable Gate Array?
 - **no manufacturing** needed (just program), **easier** to design for than ASIC, high **performance**, **lower power** than a processor



Increasing Chip Development Cost





Getting a Product Out





Quartus II Design Flow





Design Flow: Quartus II





Teaching with Altera CAD Tools and Educational Platform



Altera Quartus II CAD Tools





How Students can use an FPGA

Create design

- Schematic, or Hardware Description Language (Verilog HDL, VHDL)
- Compile with FPGA CAD tools
- Simulate, debug
- Program into an FPGA lab board
- If a processor is included, write application code
- Test, debug



Teaching Materials Needed

FPGA lab board

- with all the right pedagogical features

CAD tools – Quartus II

- with tutorials to learn how to use the software

Lab experiments

- that fit into a modern curriculum
- that cover the fundamentals and are fun/challenging/interesting



Developing Teaching Materials

- Materials that help with teaching Digital Logic and Computer Organization
- What is our approach?
 - Examine the material covered in a course
 - Create exercises that enhance student learning
 - Creative and Interesting examples
 - Progressive learning
 - Build knowledge base with easy examples first
 - Extend examples to allow students to enhance their understanding

Materials are designed for our Educational Boards (DE2/DE1)





- Ideal for undergraduate courses
 - Adopted in many Universities around the World

Cyclone II 35/70 FPGA

- 35k or 70k LUTs
- More space than undergraduate students need for their projects

User interface

- Switches
- 7-segment displays
- LEDs
- 16 x 2 Character LCD Display
- Advanced peripherals
 - Memory (SRAM, SDRAM, Flash)
 - USB
 - Video/Audio in/out
 - Ethernet
 - SD Card slot





- Great for undergraduate courses
 - For student budget, so they can buy one for personal use
- Cyclone II 20 FPGA
 - 20k LUTs
- User interface
 - Switches
 - 7-segment displays
 - LEDs
- Advanced peripherals
 - memory
 - USB
 - Video/Audio in/out
 - Ethernet
 - SD Card slot



Digital Logic Excecises



© 2011 Altera Corporation—Confidential

Outline

- Creating projects in Quartus II
- Targeting a project for a DE2 Board
- Downloading a circuit onto a DE2 board
- Compiling and debugging



Step 1: Start Quartus II

& Quartus II							
File Edit View Project Assignments Processing Tools Window Help							
Project Navigator							
Entity							
Compilation Hierarchy Project Navigator							
Hierarchy B Files of Design Units							
Tasks	$\mathbf{O} \mathbf{I} \mathbf{A} \mathbf{R}^{T} \mathbf{I} \mathbf{I} \mathbf{S}^{T} \mathbf{I}$						
TaskEr Time © Image: Start Project Image: Start Project Image: Start Project Image: Start Project <td>Version 8.0</td>	Version 8.0						
× Type Message							
Message Window							
BIN System A Processing A Extra Into A Into A Warning A Error A Suppressed A Flag /							
υ Message:	Locate						
	Ide NUM						


Step 2: Create a New Project

🖏 Quartus II			
File Edit View Projec	t Assignments	Processing Tools	Window Help
Ď <u>N</u> ew	Ctrl+N		
🗃 Open	Ctrl+O	10	* X
⊆lose	Ctrl+F4		
New Project <u>W</u> izard.	a l		
🛃 Open Project	Ctrl+J		
Convert MAX+PLUS	II Project	1	
Save Projec <u>t</u>		1	
Clos <u>e</u> Project			
Save	Ctrl+S		
Save <u>A</u> s		1	
Save Current Report	Section As		
<u>File Properties</u>			
Create / Update	,		
Export			- ×
Convert Programmin	g Files		_
📭 Page Setyp			Time 🔕 🔺
Rrint Preview		-	
🚭 Print	Ctrl+P		
Recent Files	•		
Recent Projects	•		
E⊻it	Alt+F4	igramming files)	
t∰> Time	Quest Timing Ana	lýsis	<u> </u>
			>

- Click File Menu
- Select New Project
 Wizard
- This will open a new window where project information can be specified



Project Name and Directory

What is the working directory for th	is project?			
D:\Course\Digital Logic\simple				
What is the name of this project?				
simple				
What is the name of the top-level o exactly match the entity name in th	lesign entity for thi e design file.	is project? This n	ame is case sens	sitive and must
simple				
Har Fridden Dede at Cations	ſ			
Use Existing Project Settings	[
Use Existing Project Settings				
Use Existing Project Settings				
Use Existing Project Settings				
Use Existing Project Settings				
Use Existing Project Settings				
Use Existing Project Settings				
Use Existing Project Settings				
Use Existing Project Settings				
Use Existing Project Settings				
Use Existing Project Settings				
Use Existing Project Settings				



Add Source Files to Project

				Add
ile name	Туре	Library	Design entry/s	Add All
simple.v	Verilog HUL	_ File		Remove
				Properties
				Up
				Down
			>	
ecify the path names o	f any non-default libraries.	UserLi	braries	



Specify FPGA Device

- Select the FPGA device on the board
 - Cyclone II Family
 - For DE2 EP2C35F672C6
 - For DE1 EP2C20F484C7

New Project	Wizard:	Family &	Device	Settings	Dage 3 of 5	Ĩ
tion a polloge	101550.51	i anni a	EVEN APPER	ee cuie	lba9s a ar ai	

Select the family and device you want to target for compilation

Device family				Show in 'A	vailable dev	ice' list	
Family: Cyclone II			-	Package:	Any		-
Devices: All		*			Any	Any	
Target device				Speed grad	ie: Any		•
C Auto device selec	ted by the Fitter			Show a	advanced d	evices	
Specific device set	elected in 'Availa	ble devices	'list	☐ HardCo	opy compati	ble only	
vailable devices:							
Name	Core v	LEs	User I/	Memor	Embed	PLL	
EP2C20F256C7	1.2V	18752	152	239616	52	4	10
EP2C20F256C8	1.2V	18752	152	239616	52	4	
EP2C20F256I8	1.2V	18752	152	239616	52	4	
EP2C20F484C6	1.2V	18752	315	239616	52	4	
EP2C20F484C7	1.2V	18752	315	239616	52	4	
EP2C20F484C8	1.2V	18752	315	239616	52	4	
EP2C20F48418	1.2V	18752	315	239616	52	4	
EP2C20Q240C8	1.2V	18752	142	239616	52	4	~
	1 717	00016	277	UNOCON	70	1	>
Companion device							
HardCopy:							¥.
🔽 Limit DSP & RAM (o HardCopy dev	vice resourc	es				
	-		-	1	1		



Additional EDA Tools

- Specify Tools, in addition to Quartus II, that you will use
- These are unnecessary for small student designs
 - Leave all entries as <None>
 - Press Next





New Project Summary

lew Project Wizard: Summa	ary [page 5 of 5] 🛛 🗧	×
When you click Finish, the projec	ct will be created with the following settings:	
Project directory:		
D:/Course/Digital Logic/simp	ple/	
Project name:	simple	
Top-level design entity:	simple	
Number of files added:	1	
Number of user libraries added:	0	
Device assignments:		
Family name:	Cyclone II	
Device:	EP2C20F484C7	
EDA tools:		
Design entry/synthesis:	<none></none>	
Simulation:	<none></none>	
Timing analysis:	<none></none>	
Operating conditions:		
Core voltage:	1.2V	
Junction temperature range:	0-85 °C	
		-
	<pre>< Back Next > Finish Cancel</pre>	1



Simple Project





Step 3: Open Source File

😵 Quartus II - D:/Course/Digital Logic/simple	/simple - s	imple - [simple.v]	
😳 File Edit View Project Assignments Processin	g Tools W	indow Help	_ 8 ×
] D ☞ 8 0 5 5 % % 8 ∞ ~ 5	imple		
Project Navigator 🔤 🔺 🗙 🐞	simple.v	Compilation Report - Flow Summary	
Entity Logic Cell:			
🛆 Cyclone II: EP2C20F484C7	1	<pre>module simple(SW, KEY, LEDG);</pre>	^
	2	/* Declare Inputs/Outputs of the module */	
(A)	3	input [1:0] KEY;	
1 A.S.	4	input [0:0] SW;	
$\overrightarrow{\Omega}$	6	ouchuc [1:0] TTPG:	
	7	/* Declare shift register bits and local wires */	
	8	req [7:0] shift req bits:	
	9	wire clock, reset n;	
	10		
	11	/* Connect inputs to wires. This makes the code easier to read. */	
S 3 3	12	assign clock = KEY[0];	
A Hierarchy 🖹 Files 🗗 Design Units	13	assign reset_n = KEY[1];	
	14		
Tasks 🔺 🎽	15	/* Code describing the behaviour of the shift register. */	
Flow: Compilation	10	alwaysg(posedge clock or negedge reset_n)	
Truck	19	if (great n)	
	19	shift reg bits $\leq 8' d\Omega$:	
	20	else	
Analysis & Synthesis	21	begin	
P Htter (Place & Houte) 267	22	<pre>shift reg bits[7:1] <= shift reg bits[6:0];</pre>	
Assembler (Generate programmab/	23	<pre>shift reg bits[0] <= SW[0];</pre>	
V Lassic Timing Analysis	24	end	
EDA Netlist Writer	25	end	
Program Device (Open Programme	26		
	27	/* Assign Circuit Outputs */	
-	28	assign LEDG = Shilt_reg_bits;	
2	49	Endiburate	~
			2
× Type Message			~
i 🚺 Info: Quartus II Ful	l Compila	tion was successful. O errors, 429 warnings	
			2
System (14) λ Processing (56) / Extra Info λ	Info (50) λ	Warning (6)) Critical Warning) Error) Suppressed (6)) Flag /	
Message: 0 of 582	3		Locate
For Help, press F1		Ln 7, Col 30 10+1 (dle	



Step 4: Assign Pins to connect switches/lights to inputs and outputs of your circuit

- Click Assignments, then Import Assignments...
- Import file
 - DE1_pin_assignments.csv
- Imports locations for predefined port names, such as SW, LEDG, KEY, and others
 - Can be done manually for custom port names





Step 5: Compile Design





Step 6: Examine Compilation Report



© 2011 Altera Corporation—Confidential

Step 7: Program the DE1 Board

🖺 Quartus II - D	:/Course/Digital	Logic/simple/simple -	simple - [simpl	e.cdf]						
File Edit Processir	ng Tools Window									
🚖 Hardware Setup	USB-Blaster [US	B-0]			Mode: JTAG	-	- Progress		100 %	
Enable real-time I	SP to allow backgrou	nd programming (for MAX II	devices)							
🏴 Start	File	Device	Checksum	Usercode	Program/ Configure Verif	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP
Ma Stop	simple.sof	EP2C20F484	001B146C	FFFFFFF						
Auto Detect										
X Delete										
Add File										
🕞 Change File										
Save File										
Add Device										
the Up										
Down										
For Help, press F1	-7.									



Step 8: See your design work on the board

- Reset the shift register using KEY[1]
- SW[0] is the input to the shift register
- Press the KEY[0] to clock the circuit





Next Example

- Open the Digital Logic Directory
- Go into **stopper** subdirectory
- Double-click on stopper.qpf to open an existing project



Example 2: Stopper

- Shift the contents of a register once every second
 - The circuit is clocked using a 50MHz clock
- Press KEY[0] to start or stop the shift register
 - FSM examines if the key was pressed
- Purpose:
 - Look at FSM implementation in Quartus II
 - Finite State Machine Viewer



Circuit Diagram





Step 1: Open Stopper Project

🖏 Quartus II - D:/Course/Digital Logic/st	topper	/stopper	- sto	pper - [stopper.v]	·P	×
😳 File Edit View Project Assignments Pro	ocessing	Tools W	/indov	v Help	- 6	×
0 📽 🖬 🕼 🕌 🕺 🗛 🗠 🕬	e st	opper		- X 2 Ø Ø Ø 💿 > V 7 5 70 🔭 😓 Ø 💆 🙆		
Project Navigator + ×	3 6 0	stopper.v				
Entity						_
A Cyclone II: EP2C20F484C7		1	1	<pre>module stopper(CLOCK_50, KEY, LEDR);</pre>		^
L 🔹 stopper 🗛		2		input CLOCK_50;		
	#	3		input [1:0] KEY;		
	5.6	4		output [9:0] LEDR;		
		5				
	()	6		reg [9:0] shift_reg;		
	Ŧ			reg [20:0] counter;		
		8		reg go;		
	t,=	9		wire reset_n, enable, toggie_go;		
		1 10		/* Clue logic */		
	2	12		assign reset n = VFV[1].		
	1	13		assign enable = 6 counter:		
Hierarchy 🔄 Files 🗗 Design Units	2	14				
Tacks	*	15		/* Control FSM */		
Flave Constanting	~	16		<pre>pulse FSM FSM(.Clock(CLOCK 50), .Resetn(reset n), .i pulse(~KEY[0]),</pre>		
	0	17		.o pulse(toggle go));		
Task 🖌	(18				
🖃 🕨 Compile Design	2	19		always @(posedge CLOCK_50 or negedge reset_n)		
i∄ ► Analusis & Sunthesis		20		begin		
Eitter (Place & Boute)		21		if (~reset_n)		
thus Assembler (Generate program	268	22		begin		
Elessie Timing Analusie	ab/	23		go <= 1'b0;		
	1	24		counter <= 21'd0;		
	4	25		shift_reg <= 10'd1;		
Program Device (Upen Programme	:	26		end		
		27	_	else		
	=	28		pegin counter (T. counter 1 1161)		
	2	29		Councer <- Councer + 1.01;	1000	~
		<			>	J.



Step 2: Compile and Program

- Compile the design
- Program the design onto the DE2 board
- How does it work?
 - Press KEY[0] to start/stop the circuit
 - Press KEY[1] to reset the circuit



Step 3: Examine the FSM Source Code

📽 Quartus II - D:/Course/Digital Logic/stopper/	stopper - st	pper - [pulse_FSM.v]
🍄 File Edit View Project Assignments Processing	Tools Windo	v Help
🛛 🗗 🚰 🛃 🎒 👗 🖻 🖻 🗠 🗠 🛛 🚮	oper	
Project Navigator	😳 stoppe	v pulse_FSM.v
Files		1
pulse_FSM.v		input Clock, Reseth, i puise;
Emigradian Stopper. V	86	3 output reg o pulse;
		4 reg [1:0] y Q, Y D; // present and next state variable
	N. AB	5 parameter S0 = 0, S1 = 1, S2 = 2;
	1	6
		7 always @(y_Q, i_pulse)
	1 -	8 begin: state_table
	镡	9 case (y_Q)
		0 So: if (1_pulse)
	A	3 YD = 50; // wait for incoming pulse to start
	2	4 S1: Y D = S2; // one clock cycle delay to produce out
	×	5 S2: if (i pulse)
		6 Y_D = S2; // wait for incoming pulse to end
		7 else
	2	8 Y_D = SO;
Hierarchy 🔄 Files 🗗 Design Units		9 default: Y_D = 2'bxx;
Tasks		U endcase
Flaw: Full Design	267	2 end // state_table
	268	2 always θ(y O)
Task 🗹 🔨	ap/	begin: state outputs
🕀 🧰 Start Project		5 Case (y Q)
🗄 🚞 Advisors	→ :	6 SO: o_pulse = 1'b0;
🗄 🧰 Create Design 🔤		7 S1: o_pulse = 1'b1; // one-clock-cycle output pulse
🕀 🚞 Assign Constraints	3	8 S2: o_pulse = 1'b0;
🖃 🕨 Compile Design	<u>19</u>	9 default: o_pulse = 1'bx;
🕸 🕨 🕨 Analysis & Synthesis		U enacase
🕸 🕨 Fitter (Place & Route)		
🕸 🕨 Assembler (Generate programming fi		3 always @(posedge Clock)
🕸 🕨 Classic Timing Analysis		4 if (Resetn == 1'b0) // synchronous clear
🗄 🕨 EDA Netlist Writer		5 y_Q <= S0;
Program Device (Open Programmer)		6 else
🗆 🔄 Verify Design		7
🔁 🖂 Simulate Design		enamoaule
	<u> </u>	
x Message:		Locate
For Help, press F1		Ln 34, Col 20 🛛 🕅 📲 🛛 Idle 👘 NUM 💋



Step 4: FSM Viewer

- Open the FSM Viewer
 - Click Tools
 - Expand Netlist
 Viewers
 - Click State
 Machine Viewer

File Edit View Project Assignments Process	ing Tools Window Help	
Project Navigator	Run EDA Simulation Tool Run EDA Timing Analysis Tool Launch Design Space Explorer	* * & * * * * * * * * * * * * *
I abd stopper.v	Advisors	•
	 Chip Planner (Floorplan and Chip Editor) Design Partition Planner 	
	Netlist <u>V</u> iewers	Note that the second se
	 SignalTap II Logic Analyzer In-System Memory Content Editor Logic Analyzer Interface Editor In-System Sources and Probes Editor SignalProbe Pins Programmer 	State Machine Viewer Image: Technology Map Viewer Image: Technology Map Viewer Image: Technology Map Viewer
J ▲ Hierarchy È Files d [®] Design Units Tasks Flow: Full Design	 Mega<u>W</u>izard Plug-In Manager SOPC <u>Builder</u> Tcl Scripts 	OIIAF
Task	Customize Options License Setup	



Examine State Machine

Quartus II - D:/Course/Digital Logic/stopper/	stoppe	er - stopper - [S	state Machine \	/iewer pulse_	FSM:FSM y_	Q]			
🔇 File Edit View Project Assignments Processing	Tools	Window Help							_ 8 ×
🛛 🛱 🖬 🎒 🎒 X 🖻 🛍 🗠 🖂 🗊	pper		• 💢 -	/ @ @ @	□ ► 🕫 •	• • •	k 🕘 🐌 😫	0	
Project Navigator	abo	stopper.v	1 😥	pulse FSM.v	1	Compilation I	Report - Flow Sum	🔍 State Ma	chine Viewer
🔄 Files			1.4			*	1		
abd pulse_FSM.v	E	State Machine:	Istopperipulse_F	SM:FSMly_Q					<u> </u>
i abd stopper.v									
	E H								
	4								
	3								
	00					~ ~	-+		
	<u> </u>				C	\sim			
	60				SU	O ^s	→ S ²		
	-			2	The second	Y	Y		
	-								
						55			
						~			
Historeku B Filos & Design Units		Source State	Destination State	Condition					
		1 SO	SO	(!i_pulse) + (i_pulse)).(!Resetn)				
Tasks + ×		2 S0	S1	(i_pulse).(Resetn)					
Flow: Full Design		3 S1	SO	(!Resetn)					
Task		4 S1	S2	(Resetn)					
E Start Project		5 S2	SO	(!i_pulse) + (i_pulse].(!Resetn)				
🗄 🗋 Advisors		5 52	52	(I_pulse).(Reseth)					
🛨 🧰 Create Design 👘									
🗄 🧰 Assign Constraints									
🖌 🖻 🕨 Compile Design									
Analysis & Synthesis									
Fitter (Place & Route)									
La Classia Timina Analusia									
👻 💬 📂 Classic i Iming Analysis									
Program Device (Open Programmer)									
E 🔄 Verify Design									
🚊 🛱 Simulate Design									
		Transitions 🔏	Encoding /						
× Message: 0 of 614									Locate
For Help, press F1							₩+■	Idle	



Next Example

- Open the Digital Logic Directory
- Go into seg_shift subdirectory
- Double-click on seg_shift.qpf to open an existing project



Example 3: Segment Shifter

- Combine a few shift registers and a few instances of the FSM from Example 2
- Circuit will scroll lights left/right, both on lights and on 7-Segment displays
- Purpose:
 - Look at building larger circuits
 - RTL Viewer



Step 1: Open seg_shift Project

🔏 Quartus II - D:/Course/Digital Logic/seg_shift/seg_shi	ft - seg_shift - [s	eg_shift.v]
m illee File Edit View Project Assignments Processing Tools Wi	ndow Help	_ 급 ×
🗋 🖸 🖨 🎒 🎒 👗 🖻 🛍 🗠 🕫 📴 seg_shift		
Project Navigator 🚽 🔺 🗙	😥 sea shift y	
Entity		
🟡 Cyclone II: EP2C20F48 i ≱ seg_shift मुँ⊒	□ 52 53 54 55 55 56 7 57 57 58 59 章 60 61	<pre>// these FSMs are used to produce a one-clock-cycle pulse when a KEY is pressed pulse_FSM fast_FSM (CLOCK_50, KEY[0], ~KEY[1], fast); pulse_FSM slow_FSM (CLOCK_50, KEY[0], ~KEY[2], slow); // a large counter to produce an approx .25 second delay always 0 (posedge CLOCK_50) slow_count <= slow_count + 1'b1; // Shift register to be used as a mask for upper counter bits. Initialized to // 10000000 which represents the second-slowest shifting speed</pre>
Hierarchy ☐ Files	61 62 63 64 65 66 66 67 0 68	<pre>// 10000000, which represents the second-stowest shifting speed. shift_rot_IF U_mask_sr(3'b100, ~KEY[0], (fast slow), CLOCK_50, fast, slow, fast, 1'b0, mask); defparam U_mask_sr.M = 8; assign LEDG = mask; // this assignment places mask[7:0] onto LEDG [0:7] // z is 1 when the counter hits 0. Upper counter bits may be masked assign z = ~ {(~mask & slow_count[M-1:M-8]),slow_count[M-9:0]}; // shift register connected to red LEDs</pre>
Tasks ▲ × Flow: Compilation Task ☐ ► Compile Design	69 70 71 72 2657 73	<pre>shift_rot_lr U_LED_sr(3'b100, ~KEY[0], z, CLOCK_50, SW[0], SW[1], SW[2], ~(SW[2] SW[3]), LEDP // shift register connected to 7-seg displays. Initialized to display 3-segment pattern shift_rot_lr U_HEX_sr(3'b111, ~KEY[0], z, CLOCK_50, SW[0], SW[1], SW[2], ~(SW[2] SW[3]), HEX_ defparam U_HEX_sr.M = 20;</pre>
Analysis & Synthesis Analysis & Synthesis Fitter (Place & Route) Assembler (Generate programming files) Dissic Timing Analysis DA Netlist Writer Program Device (Open Programmer)	ab/ 74 75 75 1 76 1 77 78 79 2 80 81 82	<pre>hex_pattern h3 (HEX_sr[19:15], HEX3); defparam h3.PATTERN = 0; hex_pattern h2 (HEX_sr[14:10], HEX2); defparam h2.PATTERN = 1; hex_pattern h1 (HEX_sr[9:5], HEX1); defparam h1.PATTERN = 0; hex_pattern h0 (HEX_sr[4:0], HEX0); defparam h0.PATTERN = 1; endmodule</pre>
	83 84	



Step 2: Compile and Program

- Compile the design
- Program the design onto the DE2 board

How does it work?

- Press KEY[0] to reset the circuit
- SW[0] to shift right, SW[1] to shift left
 - If SW[2] is high 1's are shifted into the register
 - If SW[3] is high 0's are shifted into the register
- Press KEY[1] to speed up the circuit and KEY[2] to slow it down



Step 3: See the Circuit in RTL Viewer

Start the RTLViewer

- Click Tools
- Expand the Netlist Viewers list
- Click RTL
 Viewer

File Edit View Project Assignments Proces	sing Tools Window Help					
D 😂 🖬 🕼 🥌 🐰 🖻 💼 🗠 🕫 Project Navigator	Run EDA Simulation Tool Run EDA Timing Analysis Tool	*****************				
	🚺 TimeQuest Timing Analyzer					
	Advisors	<u>k</u>				
	 Chip Planner (Floorplan and Chip Editor) Design Partition Planner 					
	Netlist Viewers	RTL Viewer				
	 SignalTap II Logic Analyzer In-System Memory Content Editor Logic Analyzer Interface Editor In-System Sources and Probes Editor SignalProbe Pins Programmer 	State Machine Viewer Technology Map Viewer (Post-Mapping) Technology Map Viewer				
Alierarchy E Files Posign Units	K Mega <u>W</u> izard Plug-In Manager SOPC Builder Tcl Scripts					
Task ⊠′ ⊞ Start Project	Customize Options					



Examine the Circuit





SignalTap II Embedded Logic Analyzer

- A soft logic analyzer
 - Instantiate as a module in your design
- Connects to the board on which a design is running
- Collects data when a trigger event occurs
- Displays data on your computer
- How does it work?

Tools Window Help	
Run EDA Simulation Tool Run EDA Timing Analysis Tool	• • 🚳
TimeQuest Timing Analyzer	
<u>A</u> dvisors	•
 Chip Planner (Floorplan and Chip Editor) Design Partition Planner Netlist Viewers 	,
📓 SignalTap II Logic A <u>n</u> alyzer	
In-System Memory Content Editor Logic Analyzer Interface Editor In-System Sources and Probes Editor SignalProbe Pins Programmer	
Mega <u>W</u> izard Plug-In Manager)
Tcl Scripts	
Customize	-
	Run EDA Simulation Tool Run EDA Timing Analysis Tool Launch Design Space Explorer TimeQuest Timing Analyzer Advisors Chip Planner (Floorplan and Chip Editor) Design Partition Planner Netlist Viewers SignalTap II Logic Analyzer In-System Memory Content Editor SignalProbe Pins Programmer MegaWizard Plug-In Manager SOPC Builder Tcl Scripts



SignalTap II Operation





Setup SignalTap II

🖪 Quartus II - D:/Course/Digital Logic/signaltap/signaltap - signaltap - [stp1.stp*]	
File Edit View Project Processing Tools Window	
📲 🍬 轮 🔳 🛍 Add nodes to the current instanc 🚽 😰 🖾 📴 🚼 😓 📰	_
Instance Manager: 🍬 🎝 🔳 🕅 Add nodes to the current inst	TAG Chain Configuration: JTAG ready 🔹 🕄 🗙
	HISB-Blaster (HSB-0)
	Device: (@1: EP2C35 (0x020840DD)
()	SOF Manager: 🙇 🗓 🛄
auto_signaltap_0 Specify Clock to	Signal Configuration: ×
Node Data Enable Trigger	CLOCK_50
Double-click to add nodes Space if V Signale	Data
	Sample depth: 128 - RAM type: Auto
to Watch	Segmented: 2 64 sample segments
	Trigger
	Trigger flow control: Sequential
	Trigger position:
Data 🖾 Setun	Pattern Don't Care
	×
nieraichy Display.	0
	16
🗶 auto signaltar 0	
For Help, press F1	NUM NUM



Adding signals

5	Qua	rtus I	l - D:/Course/Digital L	ogic/signalta	o/signaltap - si	ignaltap - [stp1	.stp]						
Fil	e Edi	it Vie	w Project Processing T	ools Window										
	3	Q 4	🕨 🔳 🛐 Program the c	fevice to contin	ue 🔹 🕄 📥	🛯 🗄 🛣 :	*							
Ir	stance	Mana	ger: 🛛 🍬 🌄 🔳 🛃	Program the devic	e to continue	2		×	JTAG	Chain Confi	guration:	JTAG ready	2	×
Ir	stance		Status		LEs: 537	Memory: 1792	М	512,MLAB: 0/0 M4K,M9K: 1/10		.			C.,	1
3	auto	_signal	tap_0 Not running		537 cells	1792 bits		0 blocks 1 block	Hardy	vare: US	oB-Blaster [USB-UJ	Setup	
									Devic	:e: @	1: EP2C35	(0x020B40DD)	👻 🛛 Scan Cha	in
									>>	SOF Mana	aer:			
<												I		_
	trigge	er: 200	9/01/20 10:30:33 #0		💣 Allow all char	nges		•		Signal Confi	guration:			×
			Node	Data Enable	Trigger Enable	Trigger Conditio	ons	Delete	Del		CK 50			-
	Туре	Alias	Name	14	14	1 🔽 Basic	-	Select All	Ctrl+/	4				
			KEY[0]		R	<u> </u>		Find	Ctrl+ł	=	-			
			KEY[1]	N	<u> </u>			Find Next	F3		spth: 12	8 💌 RAM type: Au	0 💌	
	0		enable	N				Find Bus Value	Ctrl+S	5hift+F	ented:	128 1 sample segmi	ents 🔹 🔻	
		-	I ⊕ LEDG			XXh		Find Next Bus Value	Ctrl+I	=3	qualifier-			
	0		ps.A			22 7		Find Previous Bus Value	Ctrl+	5hift+F3	-	SS Continuous		
		-	ps.C	<u>N</u>	<u>्</u> य	5	-	Add Nodes with Plug-In		•				
	0					202		Add Nodes			ort		2000	
								Piggan options			194	at a se		
								Add State Machine Nodes Recreate State Machine Mnemonics				uisconunuides		
											able stora	ge qualitier		
								Locate						-
1	D D	ata 🛛	Setup					Group						
								Rename						~
		shy Disj sigi	play: naltap				_	Mnemonic Table Setup						
						Create SignalTap II List File								
								Invert Signal						
	-		-1					Align Left • Align Right						
I	aut aut	o_sign	akap_U					MSB on Top, LSB on Bottom						
105	ertan	IEW HO					-	LSB on Top, MSB on Bottom						11
								Bus Display Format		•				



Recompile Project

- For changes to take effect recompile project
- Once recompiled, download it to the board
- Note: The circuit will be larger than before
 - Memory is used to store captured data

Flow Summary

Flow Status	Successful - Tue Jan 20 10:25:56 2009
Quartus II Version	8.0 Build 215 05/29/2008 SJ Full Version
Revision Name	signaltap
Top-level Entity Name	signaltap
Family	Cyclone II
Device	EP2C35F672C6
Timing Models	Final
Met timing requirements	Yes
Total logic elements	568 / 33,216 (2 %)
Total combinational functions	368 / 33,216 (1 %)
Dedicated logic registers	454 / 33,216 (1 %)
Total registers	454
Total pins	15/475(3%)
Total virtual pins	14
Total memory bits	1,792 / 483,840 (< 1 %)
Embedded Multiplier 9-bit elements	0/70(0%)
Total PLLs	0/4(0%)



Setup Event Trigger

D Que	artus I	I - D:/Course/Digital	Logic/signalta	o/signaltap - si	gnaltap - [stp1	.stp*]					
File E	dit Viev	w Projec									
	Pa		ick here	e to	la 🕰 🛃 🚼	* 🔳					
Instanc	e Manag	ger: 🛰 beg	gin cap	ture	2		×	JTAG Chain Configuration:	JTAG ready	_ ()	×
Instanc	e			H	Memory: 1792	M512,MLAB: 0/0	M4	Hardware: USB.Blaster	IUSB.01	Setup	1
auti	o_signalt	tap_U Not running		537 cells	1792 bits	U blocks					-
								Device: @1: EP2C35	5 (0x020B40DD)	Scan Chain	
<					1		>	>> SOF Manager:	L Ú 🗍		
						1					
trigg	ger: 2009	9/01/20 10:24:59 #1		💕 Allow all chan	iges	-		Signal Configuration:			×
		Node	Data Enable	Trigger Enable	Trigger Conditio.			Clock: CLOCK_50			-
Тур	e Alias	Name	14	14	1 🔽 Basic 🔄			Data			
		KEY[0]	<u> </u>	<u> </u>							
	-	KEY[1]	<u> </u>	<u> </u>	<u></u>			Sample depth: [1.	28 T HAM type: JAuto	<u> </u>	
0					2004			Segmented:	128 1 sample segments	· ·	
		ns &		N N	38	-		175			
		ns B			22			Trigger			
		ps.C	<u>.</u> 			🖁 Don't Care		Trigger flow control	: Sequential	•	
						Low		Triager position:	ter n	100	
					1	Falling Edge		ringger position.	Pre trigger position	_	
					1	Rising Edge		Trigger conditions:	1	•	
						High Fither Edge		Trigger in			
								Source:			
					_	Insert Value					-
5	Data E	Calua						Pattern D	on't Care	T	
	Cara B	と setup									



Trigger the event and Analyze the results

🖸 Quartus II - D:/(Course/Digital	Logic/signalt	ap/signaltap	signaltap - [stp	1.stp*]							
File Edit View Proj	ect Processing	Tools Window										
🛛 🗟 🍬 🗣 🔳	🕅 Ready to a	cquire	_ ?	🎄 🖻 🐇 😓	*							
Instance Manager:	🍬 🌳 🔳 🔛	Ready to acqui	e	2	N.	×	JTAG Chain (Configuration:	JTAG ready		2	×
Instance	Status	1	LEs: 537	Memory: 1792	M512,MLAB: 0/0	M4		(¹		-		1
🛃 auto_signaltap_0	Not running		537 cells	1792 bits	0 blocks		Hardware:	USB-Blaster [USB-0]	<u> </u>	Setup	
							Device:	@1: EP2C35	(0x020B40DD)	•	Scan Chain	1
de se							IN COLM					1
<]	>	SUP M	anager. 🔬	a U		<u></u>	1
-												
log: 2009/01/20 10:3	30:33 #1				click	to insert	time bar					
Type Alias	Name	-5	-4 -3	-2	-1 0	1	2	3	4	5	6	7
KEY[0]]											
KEY[1]]											
enable	ŭ											
E LE	DG			01h					02h			
ps.A												
ps.B					Y							
ps.C												
🖍 Data 💭 Setu	p											>



Summary

Learned how to

- Use Quartus II CAD Software
- Compile projects in Quartus II
- Target design onto DE2 board
- View results of compilation
- Use SignalTapII

• Where do we go from here?



Concluding Remarks

