UVM-Based RTL Verification – ARM SSG

José Carlos Sant'Anna Palma Senior Verification Engineer ARM Holdings– Cambridge - UK



Summary

Short Bio

- ARM Holdings
- RTL Verification
- UVM Methodology
- Verification Flow and Tools
- Cambridge, England

Short Bio

Education

- Bachelor's Degree in Computer Science at PUCRS, Campus II (Uruguaiana-RS, Brazil) – 2000
- M.Sc. in Computer Science at PUCRS (Porto Alegre-RS, Brazil) – 2002
- Ph.D. in Computer Science at UFRGS (Porto Alegre-RS, Brazil) – 2007
 - Sandwich doctorate at Technische Universität Darmstadt (Germany)
 2005

Short Bio

Work Experience

- Freelancer (Telecom) GAPH PUCRS / PARKS S.A. (2000 2002)
- Freelancer (Telecom) Datum TI / Digitel S.A. (01/2003 04/2003)
- Freelancer (RFID) GSE PUCRS (2006 2007)
- Assistant Teacher, Unisinos University, São Leopoldo-RS, Brazil (2007-2009)
- IC Verification Engineer, CEITEC, Porto Alegre, Brazil (2007 2015)
- Senior Verification Engineer, ARM, Cambridge, UK (2015 current)

Summary

- Short Bio
- ARM Holdings
- RTL Verification
- UVM Methodology
- Verification Flow and Tools
- Cambridge, England


ARM Holdings

- The world's leading semiconductor IP company founded in 1990 (26 years)
- Acorn RISC Machine (1983) -> Advanced RISC Machines (1990)
- ARM technologies reach 80% of the global population
- More than 4,200 people from 61 nationalities
- Nearly four billion ARM technology-based chips shipped every quarter


ARM Holdings

- More than 86 billion ARM-based chips shipped to date (14.9bn 2015 and 12.1bn in 2014)
- 95% of smartphone market; 85% of mobile devices (smartphones, tablets, laptops)
- 1,379 licenses sold to more than 450 partners
- Joined SoftBank Group Corp in 2016 (at a price of £24 billion)

ARM Offices



ARM Engineering Groups



Summary

- Short Bio
- ARM Holdings
- RTL Verification
- UVM Methodology
- Verification Flow and Tools
- Cambridge, England

RTL Functional Verification

- Ensures that the design is logically correct
- Functionality is fully implemented and working as expected (matches the specification)
- Types of Functional Verification:
 - Formal Verification
 - Simulation-Based Verification

Formal Verification

- No input vectors
- Assertion-based
- Assumptions
- Statistic models
- Suitable for blocks, not for systems



 Very useful when developing Protocol Checkers


and second proved second	30 00					-	erch the Message		<u>9</u> 2
Ol Browser Hill. • 37- Filter on po	C ELANA	F POI Details View	Pro	1000	Candi	And a second sec	on property exp		
(C	# Props	Signals T	F			-	Classification 7		Definition 🖓
Counters PFDs PFDs Module Interface 18 0ne-Hot-Candidates 11 12 13 13 14 15 15 16 17	11 0 2 26 26	(7) enabled POIs / 7 POIs) (1) enabled POIs / 7 POIs) (1) enabled POIs / 1 POis) (1) enabled POIs / 1 POis) (1) enabled POIs / 1 POis) (2) enabled POIs / 1 POis) (3) enabled POIs / 1 POis) (3) enabled POIs / 1 POIs) (4) enabled POIs / 1 POIs) (5) enabled POIs / 1 POIs / 1 POIs) (5) enabled POIs / 1		50 50 51 55 55 55 55 56 59 59 60 60 60 60 60 60 60 60 60 60 60 60 60	18 18 11 11 12 12	assert assert cover assert cover assert cover	unclassified unclassified unclassified unclassified unclassified unclassified unclassified unclassified	covered covered	(asper, stuck, stoready3, 150) (asper, stuck, stoready3, 150) (asper, stuck, stoready3, 150) (asper, reachable, states (6, steat, read, done3)) (asper, reachable, states (6, steat, read, done3)) (asper, reachable, states (6, steat, read, done3), (asper, reachable, states (6, steat, read, done3), (asper, reachable, states (6, steat, read, done3), (asper, reachable, states (6, steat, read), (asper, reachable, states (6, steat, read), (b, steat), read), (b, steat), read), (b, steat), read), (
di se				66	16	assert cover	Certified	X cex S partial u	Sonehot0(arb.gnt) jasper reachable states(arb.gnt, {4, 8})
	POI Brows	er 🗌	P	roper	ty Base	tine a	Property Candidat	es 🗌	
<pre><ambedded>] % syn <ambedded>] % syn </ambedded></ambedded></pre>	bp -siles bp -siles	it -set_class_certified_{6 it -set_class_uncertain_{6 it -set_class_certified_{6 it -set_class_dont_care_{6 it -set_class_dont_care_{6}	71						5 · a 0 0

Jasper Gold

```
assume in_1 != in_2
...
assert out_1 > out_2
...
```

Protocol Checker

- Ex: Amba 4
 - More than 50 signals
 - Set of rules for data transfer
- Protocol Checker
 - SV Module
 - Auxiliary logic
 - Assertions



Simulation-Based Verification

- Input vectors
- Output checkers
- Direct tests
 - Easy to cover some specific conditions
- Random tests
 - Random constraints
 - Functional coverage to ensure specific conditions are covered
- UVM Universal Verification Methodology


Summary

- Short Bio
- ARM Holdings
- RTL Verification
- UVM Methodology
- Verification Flow and Tools
- Cambridge, England


UVM – Universal Verification Methodology


- Standardized methodology derived mainly from the OVM (Open Verification Methodology) aiming the reuse of components
- Brings automation to the SystemVerilog: sequences and data automation features (packing, copy, compare) etc.
- Support from multiple vendors: Aldec, Cadence, Mentor, and Synopsys
- Standard hierarchy, structures, configurations, connections makes easier the understanding and the reuse of components

Simulation-Based Verification Using UVM




Simulation-Based Verification






For functional coverage and to feed scoreboards

UVM Sequences





Test 2


slave_seq.start(reactive_sequence)
...
virtual_seqr.start (config_module)
...
master_seqr.start(read_reg)

Ex:GIC500 based from

- Configurable int. Controller
- Compatibility: ARMv8 (ex: Cortex-A53, Cortex-A57)
- Up to 128 cores
- Up to 32 affinity-level 1

clusters

- Up to 8 cores per cluster
- Interrupt Translation Service (ITS).
 - provides device isolation and ID translation for message-based • interrupts
- Memory-mapped access to all registers
- Interrupt masking and prioritization
- Programmable interrupt routing that is based on affinity



GIC 500 Interrupt Types

• Locality-Specific Peripheral Interrupts (LPIs)

- Message-based interrupt
- Generated by a peripheral writing to a memory-mapped register
- Target only one core at a given time


• Shared Peripheral Interrupts (SPIs)

- Used for peripherals that are not tightly coupled to a specific core
- Configurable: 32 to 960
- Generated by wires of writes to AXI4 slave port
- Private Peripheral Interrupts (PPIs)
 - Independent for each core and can be programmed to support either edge-triggered or level-sensitive interrupts
 - Used for peripherals that are tightly coupled to a particular core
- Software Generated Interrupts (SGIs)
 - Inter-processor interrupts, that is, interrupts generated from one core and sent to other cores
 - Generated through register write

Summary

- Short Bio
- ARM Holdings
- RTL Verification
- UVM Methodology
- Verification Flow and Tools
- Cambridge, England


Simulation Tools




GIT - Version Control System

Ibgit2		- 🗆 🗙
File Edit View Help		
 Local uncommitted changes, not checked in to index development remotes/origin/development refspec: git_refspec_parse() does not e Merge pull request #2208 from libgit2/vmg/mempack In-memory packing backend Merge pull request #2226 from libgit2/rb/submodule-sorting-fix Improve test of submodule name sorting Cleanups Fix submodule sorting in workdir iterator Add faster git_submodule_is_submodule check Merge pull request #2229 from linquize/Wdeclaration-after-statement Add CFLAGS - Wdeclaration-after-statement 	Carlos Martín Nieto < cmn@dwim.me> Russell Belfer <rb@github.com> Vicent Marti <tanoku@gmail.com> Edward Thomson <ethomson@edwardtho Russell Belfer <rb@github.com> Russell Belfer <rb@github.com> Russell Belfer <rb@github.com> Vicent Marti <vicent@github.com> Vicent Marti <vicent@github.com> Linquize <linquize@vahoo.com.hk></linquize@vahoo.com.hk></vicent@github.com></vicent@github.com></rb@github.com></rb@github.com></rb@github.com></ethomson@edwardtho </tanoku@gmail.com></rb@github.com>	2014-04-01 11:17:49 2014-04-01 09:33:18 2014-03-26 10:17:08 2014-03-26 10:17:08 2014-03-31 13:33:11 2014-03-31 13:33:101 2014-03-31 12:26:46 2014-04-01 08:01:40
SHA1 ID: b76b5d34275fe33192358d4eaa1ae98e31efc2a1 ← → Row 6 /	1359	
Find V T commit containing:		Exact v All fields v
Search ● Diff ○ Old version ○ New version Lines of context: 3	tests/diff/submo	^
<pre>tests/diff/submodules.c index ead5c712881f74 100644 @@ -182,6 +182,8 @@ void test_diff_submodulessubmod2_index_to_wd(void)</pre>	48009583d9386c : < 4800958480095; tracked_file\nind; index 48009585e;	


GIT Flow



JIRA – Issue and Project Tracking



Typical Bug Workflow



Bamboo

Continuous Integration Server

Feed for all builds or just the failed builds.

 Automated builds and tests

Regression

reports

¹ Dombo	-		100000000000000000000000000000000000000		Sarah Goff-Dupont -
Bambo					+ Create Plar
Atlassian Ca	the Sandbox > Core (SVN) V default -				
Plan Summary	Branches Recent Failures History Issues			() R	un 👻 🎊 Actions 🗸
Plan Su	mmarv			She	owing Last 90 days 👻
Current Ac	-	Plan Statistics			
	E-DEPL2-31 Manual build by Sarah Goff-Dupont - executing stag	28 builds			
	Building for 27 secs				
Recent His	story			67% successful	
() #30	Manual build by Sarah Goff-Dupont	19 hours ago	326 passed	54s average duration	h +
② #29	Manual build by Sarah Goff-Dupont	19 hours ago	326 passed	Branches	
() #28	Manual build by Sarah Goff-Dupont	2 days ago	326 passed		0.10
💋 #27 🧼	Manual build by Sarah Goff-Dupont	2 weeks ago	Testless build	Atlassian Core 3.10	Q #2
Ø #26	Manual build by Sarah Goff-Dupont		Testless build	Atlassian Core 4.5.x	() #1
(2) #25	Manual build by Sarah Goff-Dupont	2 weeks ago	326 passed	Atlassian Core with Sandbox	() #2
()) #24	Manual build by Sarah Goff-Dupont	3 weeks ago	Testless build	Core 3.18 Hot-fix	() #1
() #23	Manual build by Sarah Goff-Dupont	1 month ago	14 passed	demo for Brenan	() #1
() #22	Dependant of CACHE-DEPL-27	1 month ago	14 passed	Super Short-lived Branch	Never built
() #21	Manual build by Paige N. Spector [QA]	1 month ago	14 passed		


Continuous integration powered by Atlassian Bamboo version 4.0-rc3 build 2906 - 22 Mar 12 Report a problem | Request a feature | Contact Atlassian | Contact Administrators

Verification Metrics

- Measures the quality of verification
- Necessary to define the end of verification process
- Code coverage
 - Statements, branches, toggle, FSMs
- Functional coverage
 - % of functionality verified (sequences, cross, states combined to inputs/outputs)
- Pass rate
 - % Success/Fail
- Different (increasing) requirements per milestone

Design Milestones

- Alpha and Beta milestones are internal quality milestones.
- LAC (Limited Access) represents the milestone after which lead partners get access to the IP
- EAC (Early Access) represents the point after which the IP is ready to be fabricated for obtaining engineering samples and testing
- REL (Release): the IP has gone through rigorous testing and is ready for mass production.



RTL Verification Flow

Summary

- Short Bio
- ARM Holdings
- RTL Verification
- UVM Methodology
- Verification Flow and Tools
- Cambridge, England


ARM HQ - Cambridge





ARM HQ - Cambridge





















More information

- Contact:
 - Jose.Santanna-Palma@arm.com
- Links
 - http://www.arm.com/
 - https://developer.arm.com/products/system-ip/systemcontrollers/interrupt-controllers

Thank you! Questions?