Course code	Course Name I	L-T-P -Credits	Year of Introduction
CS202	Computer Organization and Architecture	3-1-0-4	2016
Pre-requi	site: CS203 Switching theory and logic design		
Course O	bjectives		
1. To	impart an understanding of the internal organiz	zation and operati	ions of a computer.
2. То	introduce the concepts of processor logic desig	gn and control log	gic design.
Syllabus	AFLADUULI	VALA	1 V 1
Fundamen	ntal building blocks and functional units of a	computer. Exec	ution phases of an
instructior	n. Arithmetic Algorithms. Design of the process	sing unit – how a	arithmetic and logic
	s are performed. Design of the control unit -		
control. 1	I/O organisation - interrupts, DMA, differ	rent interface s	tandards. Memory
	n – different types.	1 L L	
	d outcome		
	will be able to:		
	entify the basic structure and functional units of		
	alyze the effect of addressing modes on the exec	-	•
	sign processing unit using the concepts of ALU	•	•
	entify the pros and cons of different types of con	0 0	in processors.
	ect appropriate interfacing standards for I/O dev		
6 1dc			
0. 100	entify the roles of various functional units of a co	computer in instru	iction execution.
Text Boo		computer in instru	iction execution.
Text Boo 1. H 2		ter Organization	,5/e, McGraw Hill
Text Boo 1. H 2	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design,	ter Organization	,5/e, McGraw Hill,
Text Boo 1. H 2 N Reference	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design, es:	ter Organization	,5/e, McGraw Hill, acation, 2013.
Text Boo 1. H 2 2. M Reference 1. Ma	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4	ter Organization , 4/e, Pearson Edu 4/e, Pearson Educ	,5/e, McGraw Hill, acation, 2013.
Text Boo 1. H 2 N 2. N Reference 1. 1. Ma 2. Par	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org	ter Organization , 4/e, Pearson Edu 4/e, Pearson Educ	,5/e, McGraw Hill, acation, 2013.
Text Boo 1. H 2 M 2. M Reference 1. Ma 2. Par 2. Par Ka Ka	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org ouffmann Publishers, 2013.	<i>ter Organization</i> , 4/e, Pearson Edu 4/e, Pearson Educ ganization and D	,5/e, McGraw Hill, acation, 2013. cation, 2013. esign, 5/e, Morgan
Text Boo 1. H 2 N 2. N Reference 1. Ma 2. Par Xa Xa 3. Wit	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and Arc	<i>ter Organization</i> , 4/e, Pearson Edu 4/e, Pearson Educ ganization and D	,5/e, McGraw Hill, acation, 2013. cation, 2013. esign, 5/e, Morgan
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org auffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013.	ter Organization , 4/e, Pearson Educ 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. cation, 2013. esign, 5/e, Morgan ning for
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org suffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design,	<i>ter Organization</i> , 4/e, Pearson Educ 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. esign, 2013. ning for all, 2008.
Text Boo 1. H 2' N 2. N Reference 1. Ma 2. Pau 3. Wi Per 4. 5. Ra	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org auffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013.	<i>ter Organization</i> , 4/e, Pearson Educ 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, ucation, 2013. esign, 2013. ning for 11, 2008.
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pro	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org uffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Org	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture,
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pro	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Mano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org suffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Org entice Hall, 2011.	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture,
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pro	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Mano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org uffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Or entice Hall, 2011. essmer H. P., The Indispensable PC Hardware B	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso Hours	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture,
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and J. L. Hennessey, Computer Orgonitation and Arcord suffmann Publishers, 2013. illiam Stallings, Computer Orgonization and Arcord rformance, Pearson, 9/e, 2013. audhuri P., Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonitation and J. L. Hennessey, Computer Orgonitation a	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso Hours (51)	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 N 2. N Reference 1. Ma 2. Par 3. Wi 9er 4. 5. Ra 9ra 6.	oks: Iamacher C., Z. Vranesic and S. Zaky, Compute 011. Iano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Organization and Arcordiftmann Publishers, 2013. illiam Stallings, Computer Organization and Arcordiftmann Publishers, 2013. iaudhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishna	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso (51) nits – 6	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Iamacher C., Z. Vranesic and S. Zaky, Computed 011. Mano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 terson D.A. and J. L. Hennessey, Computer Organization and Arcord from Publishers, 2013. audhuri Publishers, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, State Structure Basic Structure of computers functional unbasic operational concepts – bus structure	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addisc Hours (51) nits – 6 res –	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and Arc ruffmann Publishers, 2013. illiam Stallings, Computer Orgonization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonization entice Hall, 2011. <u>essmer H. P., The Indispensable PC Hardware B</u> <u>Course Plan</u> <u>Course Plan</u> <u>Software</u> . Memory locations and address	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso Hours (51) nits – 6 res – ses –	,5/e, McGraw Hill acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design, 4 es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org uffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Orgenize entice Hall, 2011. essmer H. P., The Indispensable PC Hardware B Course Plan Contents Basic Structure of computers-functional un basic operational concepts –bus structure software. Memory locations and addresss memory operations – instructions and instru	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso (51) nits – 6 res – ses – uction	,5/e, McGraw Hill acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and Arc ruffmann Publishers, 2013. illiam Stallings, Computer Orgonization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonization entice Hall, 2011. <u>essmer H. P., The Indispensable PC Hardware B</u> <u>Course Plan</u> <u>Course Plan</u> <u>Software</u> . Memory locations and address	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addisco Hours (51) nits – 6 res – ses – uction ample	,5/e, McGraw Hill acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks

II	Basic processing unit – fundamental concepts – instruction cycle - execution of a complete instruction –multiple- bus organization – sequencing of control signals.	10	15%
	Arithmetic algorithms: Algorithms for multiplication and division of binary and BCD numbers — array multiplier —Booth's	ΤA	N A
	multiplication algorithm — restoring and non- restoring division — algorithms for floating point, multiplication and division.		AL
	FIRST INTERNAL EXAMINATIO	DN	
III	I/O organization: accessing of I/O devices – interrupts –direct memory access –buses –interface circuits –standard I/O interfaces (PCI, SCSI, USB)	8	15%
IV	Memory system : basic concepts –semiconductor RAMs –memory system considerations – semiconductor ROMs –flash memory –cache memory and mapping functions.	9	15%
	SECOND INTERNAL EXAMINATI	ION	
V	 Processor Logic Design: Register transfer logic – inter register transfer – arithmetic, logic and shift micro operations –conditional control statements. Processor organization:–design of arithmetic unit, 	9	20%
	logic unit, arithmetic logic unit and shifter –status register –processor unit –design of accumulator.		
VI	Control Logic Design: Control organization – design of hardwired control –control of processor unit –PLA control. Micro-programmed control: Microinstructions –horizontal and vertical micro instructions – micro-program sequencer –micro programmed CPU organization.	9	20%
	END SEMESTER EXAM		

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks: 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - b. <u>Three</u> questions each having <u>9</u> marks, uniformly covering module III and IV; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.

- c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions..

Course code	Course Name I	L-T-P -Credits	Year of Introduction
CS202	Computer Organization and Architecture	3-1-0-4	2016
Pre-requi	site: CS203 Switching theory and logic design		
Course O	bjectives		
1. To	impart an understanding of the internal organiz	zation and operati	ions of a computer.
2. То	introduce the concepts of processor logic desig	gn and control log	gic design.
Syllabus	AFLADUULI	VALA	1 V 1
Fundamen	ntal building blocks and functional units of a	computer. Exec	ution phases of an
instructior	n. Arithmetic Algorithms. Design of the process	sing unit – how a	arithmetic and logic
	s are performed. Design of the control unit -		
control. 1	I/O organisation - interrupts, DMA, differ	rent interface s	tandards. Memory
	n – different types.	1 L L	
	d outcome		
	will be able to:		
	entify the basic structure and functional units of		
	alyze the effect of addressing modes on the exec	-	•
	sign processing unit using the concepts of ALU	•	•
	entify the pros and cons of different types of con	0 0	in processors.
	ect appropriate interfacing standards for I/O dev		
6 1dc			
0. 100	entify the roles of various functional units of a co	computer in instru	iction execution.
Text Boo		computer in instru	iction execution.
Text Boo 1. H 2		ter Organization	,5/e, McGraw Hill
Text Boo 1. H 2	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design,	ter Organization	,5/e, McGraw Hill,
Text Boo 1. H 2 N Reference	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design, es:	ter Organization	,5/e, McGraw Hill, acation, 2013.
Text Boo 1. H 2 2. M Reference 1. Ma	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4	ter Organization , 4/e, Pearson Edu 4/e, Pearson Educ	,5/e, McGraw Hill, acation, 2013.
Text Boo 1. H 2 N 2. N Reference 1. 1. Ma 2. Par	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org	ter Organization , 4/e, Pearson Edu 4/e, Pearson Educ	,5/e, McGraw Hill, acation, 2013.
Text Boo 1. H 2 M 2. M Reference 1. Ma 2. Par 2. Par Ka Ka	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org ouffmann Publishers, 2013.	<i>ter Organization</i> , 4/e, Pearson Edu 4/e, Pearson Educ ganization and D	,5/e, McGraw Hill, acation, 2013. cation, 2013. esign, 5/e, Morgan
Text Boo 1. H 2 N 2. N Reference 1. Ma 2. Par Xa Xa 3. Wit	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonization and Arc	<i>ter Organization</i> , 4/e, Pearson Edu 4/e, Pearson Educ ganization and D	,5/e, McGraw Hill, acation, 2013. cation, 2013. esign, 5/e, Morgan
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org auffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013.	ter Organization , 4/e, Pearson Educ 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. cation, 2013. esign, 5/e, Morgan ning for
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org suffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design,	<i>ter Organization</i> , 4/e, Pearson Educ 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. esign, 2013. ning for all, 2008.
Text Boo 1. H 2' N 2. N Reference 1. Ma 2. Pau 3. Wi Per 4. 5. Ra	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org auffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013.	<i>ter Organization</i> , 4/e, Pearson Educ 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, ucation, 2013. esign, 2013. ning for 11, 2008.
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pro	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org uffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Org	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture,
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pro	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Mano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org suffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Org entice Hall, 2011.	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture,
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pro	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Mano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Org uffmann Publishers, 2013. illiam Stallings, Computer Organization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Or entice Hall, 2011. essmer H. P., The Indispensable PC Hardware B	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso Hours	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture,
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and J. L. Hennessey, Computer Orgonitation and Arcord suffmann Publishers, 2013. illiam Stallings, Computer Orgonization and Arcord rformance, Pearson, 9/e, 2013. audhuri P., Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgoniter Orgoniter Hell, 2011. essmer H. P., The Indispensable PC Hardware B <u>Course Plan</u> <u>Contents</u>	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso Hours (51)	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 N 2. N Reference 1. Ma 2. Par 3. Wi 9er 4. 5. Ra 9ra 6.	oks: Iamacher C., Z. Vranesic and S. Zaky, Compute 011. Iano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Organization and Arcordiftmann Publishers, 2013. illiam Stallings, Computer Organization and Arcordiftmann Publishers, 2013. iaudhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishna	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso (51) nits – 6	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Iamacher C., Z. Vranesic and S. Zaky, Computed 011. Mano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 terson D.A. and J. L. Hennessey, Computer Organization and Arcord from Publishers, 2013. audhuri Publishers, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organization and Design, jaraman V. and T. Radhakrishnan, State Structure Basic Structure of computers functional unbasic operational concepts – bus structure	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addisc Hours (51) nits – 6 res –	,5/e, McGraw Hill, acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and Arc ruffmann Publishers, 2013. illiam Stallings, Computer Orgonization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonization entice Hall, 2011. <u>essmer H. P., The Indispensable PC Hardware B</u> <u>Course Plan</u> <u>Course Plan</u> <u>Software</u> . Memory locations and address	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso Hours (51) nits – 6 res – ses –	,5/e, McGraw Hill acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Iamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Iano M. M., Digital Logic & Computer Design, 4 terson D.A. and J. L. Hennessey, Computer Organif uffmann Publishers, 2013. illiam Stallings, Computer Organization and Arcor formance, Pearson, 9/e, 2013. audhuri P., Computer Organization and Design, jaraman V. and T. Radhakrishnan, Computer Organize entice Hall, 2011. essmer H. P., The Indispensable PC Hardware B Course Plan Contents Basic Structure of computers-functional un basic operational concepts –bus structure software. Memory locations and addresss memory operations – instructions and instru	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addiso (51) nits – 6 res – ses – uction	,5/e, McGraw Hill acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks
Text Boo 1. H 2 2. M Reference 1. Ma 2. Par Ka 3. Wi Per 4. Ch 5. Ra Pre 6. Me	oks: Jamacher C., Z. Vranesic and S. Zaky, <i>Compute</i> 011. Jano M. M., Digital Logic & Computer Design, es: ano M. M., Digital Logic & Computer Design, 4 tterson D.A. and J. L. Hennessey, Computer Orgonitation and Arc ruffmann Publishers, 2013. illiam Stallings, Computer Orgonization and Arc rformance, Pearson, 9/e, 2013. audhuri P., Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonization and Design, jaraman V. and T. Radhakrishnan, Computer Orgonization entice Hall, 2011. <u>essmer H. P., The Indispensable PC Hardware B</u> <u>Course Plan</u> <u>Course Plan</u> <u>Software</u> . Memory locations and address	ter Organization , 4/e, Pearson Educ ganization and D chitecture: Desig , 2/e, Prentice Ha organization and A Book, 4/e, Addisco Hours (51) nits – 6 res – ses – uction ample	,5/e, McGraw Hill acation, 2013. esign, 2013. esign, 5/e, Morgan ning for all, 2008. Architecture, on-Wesley, 2001 Sem.ExamMarks

II	Basic processing unit – fundamental concepts – instruction cycle - execution of a complete instruction –multiple- bus organization – sequencing of control signals.	10	15%
	Arithmetic algorithms: Algorithms for multiplication and division of binary and BCD numbers — array multiplier —Booth's	ΤA	N A
	multiplication algorithm — restoring and non- restoring division — algorithms for floating point, multiplication and division.		AL
	FIRST INTERNAL EXAMINATIO	DN	
III	I/O organization: accessing of I/O devices – interrupts –direct memory access –buses –interface circuits –standard I/O interfaces (PCI, SCSI, USB)	8	15%
IV	Memory system : basic concepts –semiconductor RAMs –memory system considerations – semiconductor ROMs –flash memory –cache memory and mapping functions.	9	15%
	SECOND INTERNAL EXAMINATI	ION	
V	 Processor Logic Design: Register transfer logic – inter register transfer – arithmetic, logic and shift micro operations –conditional control statements. Processor organization:–design of arithmetic unit, 	9	20%
	logic unit, arithmetic logic unit and shifter –status register –processor unit –design of accumulator.		
VI	Control Logic Design: Control organization – design of hardwired control –control of processor unit –PLA control. Micro-programmed control: Microinstructions –horizontal and vertical micro instructions – micro-program sequencer –micro programmed CPU organization.	9	20%
	END SEMESTER EXAM		

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks: 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - b. <u>Three</u> questions each having <u>9</u> marks, uniformly covering module III and IV; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.

- c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions..

Course code	Course Name	L-T-P -Credits	Year of Introduction
CS204	Operating Systems	3-1-0-4	2016
Pre-requisite:	: CS205 Data structures		•
Course Objec	etives		
	part fundamental understanding of	f the purpose, structur	re, functions of operating
system			
2. To imp	part the key design issues of an op	perating system	AM.
Syllabus	techno	LOGI	CAL
communicatio Management,	ts of Operating System, its st n, process synchronization, swapping, segmentation, pagin ystem Interface-implementation.	CPU Scheduling, g, Storage Manager	deadlocks, Memory
Expected out	come		
Students will I			
	fy the significance of operating split the communication between		
	gh system calls.	application program	s and nardware devices
	are and illustrate various process	scheduling algorithm	s.
4. apply	appropriate memory and file mai	nagement schemes.	
	rate various disk scheduling algor		
	eciate the need of access control a	ind protection in an o	perating system.
	am Silberschatz, Peter B Galvin, (India, 2015.	Greg Gagne, Operatir	ng System Concepts, 9/e,
References:			
1. Garry	Nutt, Operating Systems: 3/e, Pea	rson Education, 2004	•
2. Bhatt H	P. C. P., An Introduction to Opera	ting Systems: Concep	ots and Practice, 3/e,
Prentic	e Hall <mark>of India, 2010</mark> .		
3. Willian	m Stalling <mark>s, Operatin</mark> g Systems: I	nternals and Design F	Principles, Pearson,
Global	Edition, 2015.	14	
4. Andrey	w S Tanenbaum, Herbert Bos, Mo	the first state of the state of	ems, Pearson, 4/e, 2015.
	ck S. and J. Donovan, Operating S		
	n P. B., Operating System Princip		
	H. M., An Introduction to Operation		
1990.		. 1	•
	С	ourse Plan	
Module	Contents		ours Sem. Exam marks

(52)

Ι	Introduction: Functions of an operating system.		15%
•	Single processor, multiprocessor and clustered		
	systems – overview. Kernel Data Structures –		
	Operating Systems used in different computing		
	environments.		
		7	
	Operating System Interfaces and		
	implementation - User Interfaces, System Calls -		
	examples. Operating System implementation -	T A	h A
	approaches. Operating System Structure -	A	M
	Monolithic, Layered, Micro-kernel, Modular.		
	System Boot process.	(/	
II	Process Management: Process Concept -	9	15%
	Processes-States – Process Control Block –		
	Threads. Scheduling - Queues - Schedulers -		
	Context Switching. Process Creation and		
	Termination.		
	Inter Process Communication: Shared Memory,		
	Message Passing, Pipes.		
	FIRŜT INTERNAL EXAMINATIO)N	
III	Process Synchronization: Critical Section-		15%
	Peterson's solution. Synchronization – Locks,	9	
	Semaphores, Monitors, Classical Problems –		
	Producer Consumer, Dining Philosophers and		
	Readers-Writers Problems		
IV	CPU Scheduling – Scheduling Criteria –	8	15%
	Scheduling Algorithms.		
	Deadlocks – Conditions, Modeling using graphs.		
	Handling – Prevention – Avoidance – Detection-		
	Recovery. SECOND INTERNAL EXAMINATI		
V	Memory Management: Main Memory – Swapping		20%
v	- Contiguous Memory allocation - Segmentation -	9	2070
	Paging – Demand paging		
VI	Storage Management: Overview of mass storage	10	20%
••	structure- disks and tapes. Disk structure -	10	2070
	accessing disks. Disk scheduling and management.		
	Swap Space.		
	File System Interface: File Concepts – Attributes –		
	operations – types – structure – access methods.		
	File system mounting. Protection. File system		
	implementation. Directory implementation -		
	allocation methods. Free space Management.		
	Protection- Goals, Principles, Domain. Access		
	Matrix.		
	END SEMESTER EXAM		

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module III and IV; <u>Two</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.

- c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions.


Course	Course Name		L-T-P -	Year of
code			Credits	Introduction
CS206	Object Oriented Design and Progr	amming	2-1-0-3	2016
Pre-requisit	e: CS205 Data structures			
Course Obj	ectives			
	troduce basic concepts of object orient		chniques.	
0	ve a thorough understanding of Java la	0 0		
-	covide basic exposure to the basics of m			onnectivity etc.
	npart the techniques of creating GUI ba	sed applicati	ons.	A
Syllabus	AL J ADDOL	- 1		
	ted concepts, Object oriented systems d	-		U
00	ava Overview, Classes and objects, Para	-	0	0
	Packages, Exception Handling, Input/O			
	ent Handling mechanism, Working with	frames and	graphics, AV	VT Controls,
	database connectivity.			
Expected ou Students wil				
	object oriented principles in software	design proce	66	
	op Java programs for real applications			libraries
	rstand and apply various object oriented			
	action, encapsulation and polymorphisr			
using			nous compu	ing problems
	language.			
	ement Exception Handling in java.			
	raphical user interface and Event Hand	ling in java.		
	op and deploy Applet in java.	C J		
Text Book				
1. Herb	ert Schildt, J <mark>ava: The Complete Ref</mark> eren	nce, 8/e, Tata	a McGraw Hi	ill, 2011.
2. Bahr	ami A., Object Oriented Systems Devel	opment usin	g the Unified	Modeling
Lang	uage, McGraw Hill, 1999.			
References				/
	aniel <mark>Liang, Introduction</mark> to Java Progra	-		
-	swara <mark>rao R., Core Java:</mark> An Integrated		reamtech Pre	ess, 2008.
	igan D. <mark>, Java in A Nut</mark> shell, 5/e, O'Reill			
	ay K., J. Savage, Object Oriented Desi	-	L and Java, E	lsevier, 2004.
	a K., Head First Java, 2/e, O'Reilly, 200			014
	gurusamy E., <mark>Programm</mark> ing JAVA a Pri	mer, 5/e, Mo	Graw Hill, 2	.014.
7.	2014	se Plan		
Modulo			Uoura	Som
Module	Contents	- /	Hours	Sem. ExamMarks
Ι	Object oriented concepts, Object orien	ted	(42) 08	15%
1	systems development life cycle. Unifie		00	1 J 70
	Modeling Language, UML class diagr			
	case diagram.	ann, 030-		
	case ulagialli.			
	Java Overview: Java virtual machine,	data types		
	operators, control statements, Introdu-	• •		
	Java programming.			
				1

II	Classes fundamentals, objects, methods,	07	15%
	constructors, parameter passing, overloading,		
	access control keywords.		
	FIRST INTERNAL EXAMINATION	DN	
III	Inheritance basics, method overriding, abstract	06	15%
	classes, interface. Defining and importing		
	packages. Exception handling fundamentals,		
	multiple catch and nested try statements.		
IV	Input/Output: files, stream classes, reading	06	15%
	console input. Threads: thread model, use of	LAN	61
	Thread class and Runnable interface, thread	IC A	Ĩ.
	synchronization, multithreading.	A	
	SECOND INTERNAL EXAMINAT	ION	Read .
V	String class - basics.	07	20%
	Applet basics and methods. Event Handling:	- A	
	delegation event model, event classes, sources,		
	listeners.		
VI	Introduction to AWT: working with frames,	08	20%
	graphics, color, font. AWT Control		
	fundamentals. Swing overview. Java database		
	connectivity: JDBC overview, creating and		
	executing queries, dynamic queries.		
	END SEME <mark>ST</mark> ER EXAM	36	

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - b. <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts

- 4. Part C
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module III and IV; <u>Two</u> questions have to be answered. Each question can have a maximum of three subparts

- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.
 - c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/design questions.



Course cod	e Course Name L-T-I Cred		ear of oduction
CS208	Principles of Database Design 2-1-0	-3	2016
Pre-requisi	te: CS205 Data structures		
Course Ob	jectives		
• To i	mpart the basic understanding of the theory and applications of da	abase mana	gement
syst	ems.		
• To g	tive basic level understanding of internals of database systems.	A	
• To e	expose to some of the recent trends in databases.	1	
Syllabus:	TECHNOLOGICA		
Types of d	ata, database and DBMS, Languages and users. Software Arc	hitecture,	E-R and
Extended E	-R Modelling, Relational Model – concepts and languages, relation	nal algebra	and tuple
relational c	alculus, SQL, views, assertions and triggers, relational db desig	gn, FDs and	d normal
forms, Seco	ondary storage organization, indexing and hashing, query optim	ization, co	oncurrent
transaction	processing and recovery principles, recent topics.		
Expected o	utcome.		
Students wi	ll be able to:		
1. defi	ne, explain and illustrate the fundamental concepts of databases.		
	truct an Entity-Relationship (E-R) model from specifications	-	form the
	sformation of the conceptual model into corresponding logical data		
	el and design a relational database following the design principles plop queries for relational database in the context of practical appli-		
	he, explain and illustrate fundamental principles of data		n. auerv
	mization and concurrent transaction processing.	8	, 1 ,
6. appı	eciate the latest trends in databases.		
Text Book			
	asri R. and S. Navathe, Database Systems: Models,	Languages,	Design
	Application Programming, Pearson Education, 2013.		
	erschatz A., H. F. Korth and S. Sudarshan, <i>Database System Cor</i>	<i>cepts</i> , 6/e,	McGraw
	, 2011.		
Reference			
	ers S., Practical RDF, O'Reilly Media, 2003.		
2. Plur	kett T., B. Macdonald, et al., Oracle Big Data Hand Book, Oracle	Press, 2013	
	Course Plan		
Module	Contents	Hours (42)	Sem. Exam Marks
]	Introduction: Data: structured, semi-structured and unstructured		
	lata, Concept & Overview of DBMS, Data Models, Database		
]	Languages, Database Administrator, Database Users, Three		
I	Schema architecture of DBMS. Database architectures and	06	15%
]	Reading: Silbershatz, Korth, Ch. 1) Entity-Relationship Model	:	
	Basic concepts, Design Issues, Mapping Constraints, Keys, Entity		

	Relationship Diagram, Weak Entity Sets, Relationships of degree		
	greater than 2 (Reading: Elmasri Navathe, Ch. 7.1-7.8)		
	Relational Model: Structure of relational Databases, Integrity		
	Constraints, synthesizing ER diagram to relational schema (Reading: Elmasri Navathe, Ch. 3 and 8.1, Additional Reading:		
Π	Silbershatz, Korth, Ch. 2.1-2.4) Database Languages: Concept of	06	15%
	DDL and DML relational algebra (Reading: Silbershatz, Korth,		
	Ch 2.5-2.6 and 6.1-6.2, Elmasri Navathe, Ch. 6.1-6.5)		
	FIRST INTERNAL EXAM		
	Structured Query Language (SQL): Basic SQL Structure,		
	examples, Set operations, Aggregate Functions, nested sub-queries		
III	(Reading: Elmasri Navathe, Ch. 4 and 5.1) Views, assertions and	07	15%
	triggers (Reading: Elmasri Navathe, Ch. 5.2-5.3, Optional		
	reading: Silbershatz, Korth Ch. 5.3).		
	Relational Database Design: Different anomalies in designing a		
	database, normalization, functional dependency (FD), Armstrong's		
	Axioms, closures, Equivalence of FDs, minimal Cover (proofs not		
IV	required). Normalization using functional dependencies, INF,	07	15%
	2NF, 3NF and BCNF, lossless and dependency preserving		
	decompositions (Reading: Elmasri and Navathe, Ch. 14.1-14.5,		
	15.1-15.2. Additional Reading: Silbershatz, Korth Ch. 8.1-8.5)		
	SECOND INTERNAL EXAM		1
	Physical Data Organization : index structures, primary, secondary		
	and clustering indices, Single level and Multi-level indexing, B+-		
\mathbf{V}	Trees (basic structure only, algorithms not needed), (Reading	07	20%
·	Elmasri and Navathe, Ch. 17.1-17.4) Query Optimization:		
	heuristics-based query optimization, (Reading Elmasri and		
	Navathe, Ch. 18.1, 18.7)		
	Transaction Processing Concepts: overview of concurrency		
	control and recovery acid properties, serial and concurrent schedules, conflict serializability. Two-phase locking, failure		
	classification, storage structure, stable storage, log based recovery,		
	deferred database modification, check-pointing, (Reading Elmasri		
VI	and Navathe, Ch. 20.1-20.5 (except 20.5.4-20.5.5), Silbershatz,	09	20%
V I	Korth Ch. 15.1 (except $15.1.4-15.1.5$), Ch. $16.1 - 16.5$) Recent		
	topics (preliminary ideas only): Semantic Web and		
	RDF(Reading: Powers Ch.1, 2), GIS, biological databases		
	(Reading: Elmasri and Navathe Ch. 23.3-23.4) Big Data		
	(Reading: Plunkett and Macdonald, Ch. 1, 2)		
	END SEMESTER EXAM		_1

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - <u>*Three*</u> questions each having <u>9</u> marks, uniformly covering module III and IV;
 <u>*Two*</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.
 - c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions.

Course code	Course Name	L-T-P - Credits	Year of			
			Introduction			
HS200	Business Economics	3-0-0-3	2016			
Prerequisite: N	Prerequisite: Nil					

Course Objectives

- To familiarize the prospective engineers with elementary Principles of Economics and Business Economics.
- To acquaint the students with tools and techniques that are useful in their profession in Business Decision Making which will enhance their employability;
- To apply business analysis to the "firm" under different market conditions;
- To apply economic models to examine current economic scenario and evaluate policy options for addressing economic issues
- To gain understanding of some Macroeconomic concepts to improve their ability to understand the business climate;
- To prepare and analyse various business tools like balance sheet, cost benefit analysis and rate of returns at an elementary level

Syllabus

Business Economics - basic concepts, tools and analysis, scarcity and choices , resource allocation, marginal analysis, opportunity costs and production possibility curve. Fundamentals of microeconomics - Demand and Supply Analysis, equilibrium, elasticity, production and production function, cost analysis, break-even analysis and markets. Basics of macroeconomics - the circular flow models, national income analysis, inflation, trade cycles, money and credit, and monetary policy. Business decisions - investment analysis, Capital Budgeting decisions, forecasting techniques and elementary Balance Sheet and taxation, business financing, international investments

Expected outcome.

A student who has undergone this course would be able to

- i. make investment decisions based on capital budgeting methods in alignment with microeconomic and macroeconomic theories.
- ii. able to analyse the profitability of the firm, economy of operation, determination of price under various market situations with good grasp on the effect of trade cycles in business.
- iii. gain knowledge on Monetary theory, measures by RBI in controlling interest rate and emerging concepts like Bit Coin.
- iv. gain knowledge of elementary accounting concepts used for preparing balance sheet and interpretation of balance sheet

Text Books

- 1. Geetika, Piyali Ghosh and Chodhury, Managerial Economics, Tata McGraw Hill, 2015
- 2. Gregory Mankiw, Principles of Macroeconomics, Cengage Learning, 2006.
- 3. M.Kasi Reddy and S.Saraswathi, *Economics and Financial Accounting*. Prentice Hall of India. New Delhi.

References:

- 1. Dornbusch, Fischer and Startz, Macroeconomics, McGraw Hill, 11th edition, 2010.
- 2. Khan M Y, Indian Financial System, Tata McGraw Hill, 7th edition, 2011.
- 3. Samuelson, Managerial Economics, 6th edition, Wiley
- 4. Snyder C and Nicholson W, *Fundamentals of Microeconomics*, Cengage Learning (India), 2010.
- 5. Truett, Managerial Economics: Analysis, Problems, Cases, 8th Edition, Wiley
- 6. Welch, *Economics: Theory and Practice* 7th Edition, Wiley
- 7. Uma Kapila, Indian Economy Since Independence, 26th Edition: A Comprehensive and Critical Analysis of India's Economy, 1947-2015
- 8. C Rangarajan, *Indian Economy, Essays on monetary and finance*, UBS Publishers'Distributors, 1998
- 9. A.Ramachandra Aryasri, *Managerial Economics and Financial Analysis*, Tata McGraw-Hill, New Delhi.
- 10. Dominick Salvatore, *Managerial Economics in Global Economy*, Thomas Western College Publishing, Singapore.
- 11. I.M. Pandey, Financial Management, Vikas Publishing House. New Delhi.
- 12. Dominick Salvatore, *Theory and Problems of Micro Economic Theory*. Tata Mac Graw-Hill, New Delhi.
- 13. T.N.Hajela. Money, Banking and Public Finance. Anne Books. New Delhi.
- 14. G.S.Gupta. Macro Economics-Theory and Applications. Tata Mac Graw-Hill, New Delhi.
- 15. Yogesh, Maheswari, Management Economics, PHI learning, NewDelhi, 2012
- 16. Timothy Taylor, Principles of Economics, 3rd edition, TEXTBOOK MEDIA.
- 17. Varshney and Maheshwari. Managerial Economics. Sultan Chand. New Delhi

	Course Plan		
Module	Contents	Hours	Sem. Exam Marks
I	Business Economics and its role in managerial decision making- meaning-scope-relevance-economic problems-scarcity Vs choice (2 Hrs)-Basic concepts in economics-scarcity, choice, resource allocation- Trade-off-opportunity cost-marginal analysis- marginal utility theory, Law of diminishing marginal utility -production possibility curve (2 Hrs)	4	15%
Π	Basics of Micro Economics I Demand and Supply analysis- equillibrium-elasticity (demand and supply) (3 Hrs.) -Production concepts-average product-marginal product-law of variable proportions- Production function-Cobb Douglas function-problems (3 Hrs.)	6	15%
	FIRST INTERNAL EXAMINATION		
III	Basics of Micro Economics II Concept of costs-marginal, average, fixed, variable costs-cost curves-shut down point-long run and short run (3 Hrs.)- Break Even Analysis-Problem-Markets-Perfect Competition, Monopoly and Monopolistic Competition, Oligopoly-Cartel and collusion (3 Hrs.).	6	15%
IV	Basics of Macro Economics - Circular flow of income-two sector and multi-sector models- National Income Concepts-Measurement methods-problems-Inflation, deflation (4 Hrs.)-Trade cycles-Money- stock and flow concept-Quantity theory of money-Fischer's Equation and Cambridge Equation -velocity of circulation of money-credit control methods-SLR, CRR, Open Market Operations-Repo and Reverse Repo rate-emerging concepts in money-bit coin (4 Hrs.).	8	15%

SECOND INTERNAL EXAMINATION					
V	Business Decisions I-Investment analysis-Capital Budgeting-NPV,		20%		
	IRR, Profitability Index, ARR, Payback Period (5 Hrs.)- Business				
	decisions under certainty-uncertainty-selection of alternatives-risk	9			
	and sensitivity- cost benefit analysis-resource management (4 Hrs.).				
VI	Business Decisions II Balance sheet preparation-principles and		20%		
	interpretation-forecasting techniques (7 Hrs.)-business financing-				
	sources of capital- Capital and money markets-international	9			
	financing-FDI, FPI, FII-Basic Principles of taxation-direct tax,				
	indirect tax-GST (2 hrs.).	1			
FND SEMESTER FXAM					

END SEMESTER EXAM

Question Paper Pattern

Max. marks: 100, Time: 3 hours

The question paper shall consist of three parts

Part A

4 questions uniformly covering modules I and II. Each question carries 10 marks Students will have to answer any three questions out of 4 (3X10 marks = 30 marks)

Part B

4 questions uniformly covering modules III and IV. Each question carries 10 marks Students will have to answer any three questions out of 4 (3X10 marks =30 marks)

Part C

6 questions uniformly covering modules V and VI. Each question carries 10 marks Students will have to answer any four questions out of 6 (4X10 marks =40 marks)

Note: In all parts, each question can have a maximum of four sub questions, if needed.

Pre-requisite: (
Pre-requisite: (Introduction
-	Free and Open Source Software Lab	0-0-3-1	2016
	CS204 Operating systems		
Course Objectiv	ves: To expose students to FOSS environ	ment and introduce the	n to use open
	in open source platform.		
List of Exercise			
	started with Linux basic commands for	directory operations, c	lisplaying directory
	in tree format etc.	VILLINI	
	ommands for operations such as redirec ip/permissions of files/links/directory.	ction, pipes, filters, job	o control, changing
	d linux commands curl, wget, ftp, ssh and	grep	
	ogramming : Write shell script to show va		tion like
	ently logged user and his login name	urious system comiguru	
	current shell		
	home directory		
	operating system type		
	current path setting		
	current working directory		
	ber of users currently logged in		
	Il script to show various system configura	ations like	
	OS and version, release number, kernel v		
-	vailable shells	cision	
	outer CPU information like processor type	speed etc	
-	ory information	, speed etc	
	disk information like size of hard-disk, ca	che memory model etc	
	system (Mounted)	tene memory, moder etc	
	hell script to implement a menu driven ca	lculator with following	functions
	Addition	neurator with following	Tunetions
	ubtraction		
	Iultiplication		
	Division		
	Iodulus 2014		
	script called addnames that is to be called	t as follows	
	mes ulist username		
	at is the name of the file that contains list of	of user names and userr	<i>name</i> is a
-	ar student's username. The script should	• • • • .	• 1
	that the correct number of arguments wa	is received and print a n	nessage, in case the
	ber of arguments is incorrect whether the ulist file exists and print an	error message if it does	not
	whether the username already exists i	-	
	age stating that the name already exists.		
the li			

- 8. Version Control System setup and usage using GIT. Try the following features.
 - Creating a repository
 - Checking out a repository
 - Adding content to the repository
 - Committing the data to a repository
 - Updating the local copy
 - Comparing different revisions
 - Revert
 - Conflicts and a conflict Resolution

9. Shell script which starts on system boot up and kills every process which uses more than a specified amount of memory or CPU.

KALAN

10. Introduction to packet management system : Given a set of RPM or DEB, build and maintain, and serve packages over http or ftp. Configure client systems to access the package repository.

11. Perform simple text processing using Perl, Awk.

12. Running PHP : simple applications like login forms after setting up a LAMP stack

13. Virtualisation environment (e.g., xen, kqemu, virtualbox or lguest) to test applications, new kernels and isolate applications. It could also be used to expose students to other alternate OS such as freeBSD

14. Compiling from source : learn about the various build systems used like the auto* family, cmake, ant etc. instead of just running the commands. This could involve the full process like fetching from a cvs and also include autoconf, automake etc.,

15. Kernel configuration, compilation and installation : Download / access the latest kernel source code from *kernel.org*, compile the kernel and install it in the local system. Try to view the source code of the kernel

16. GUI Programming: Create scientific calculator – using any one of Gambas, GTK, QT

17. Installing various software packages. Either the package is yet to be installed or an older version is present. The student can practice installing the latest version. (Internet access is needed).

- Install samba and share files to windows
- Install Common Unix Printing System(CUPS)

18. Set up the complete network interface by configuring services such as gateway, DNS, IP tables etc. using *ifconfig*

Expected outcome:

The students will be able to:

- 1. Identify and apply various Linux commands
- 2. Develop shell scripts and GUI for specific needs
- 3. Use tools like GIT
- 4. Perform basic level application deployment, kernel configuration and installation, packet management and installation etc.

Course code	Course Name DIGITAL SYSTEMS LAB	L-T-P - Credits	Year of Introduction 2016	
CS234		0-0-3-1		
Pre-requisite:	CS203 Switching theory and logic design	l		
Course Object	ives:			
	liarize students with digital ICs, the build			
2. To prov their bel	ride students the opportunity to set up di haviour	ifferent types of digital	circuits and study	
List of Exercis	es/Experiments : (minimum 12 exercise	es/experiments are manda	atory)	
1. Familia	rizations and verification of the truth table	es of basic gates and univ	versal gates.	
2. Verifica	tion of Demorgan's laws for two variable	s.		
3. Implem	entation of half adder and full adder circu	its using logic gates.		
4. Implem	entation of half subtractor and full subtrac	ctor circuits using logic g	gates.	
5. Implem	entation of parallel adder circuit.			
6. Realizat	ion of 4 bit adder/subtractor and BCD ad	der circuits using IC 748	3.	
7. Implem	entation of a 2 bit magnitude comparator	circuit using logic gates.		
8. Design	and implementation of code convertor cir	cuits		
9. a) BCD	to excess 3 code b) binary to gray code			
with var	entation of multiplexer and demultiplexer ious multiplexer and demultiplexer ICs. ion of combinational circuits using multi			
12. Implem	entation of SR, D, JK, JK master sla	ave and T flip flops u	sing logic gates	
Familia	rization with IC 7474 and IC 7476.			
13. Implem	entation of shift registers using flip flop	Integrated Circuits.		
14. Implem	entation of ring counter and Johnson cour	nter <mark>using flip flop In</mark> tegr	ated Circuits.	
15. Realizat	ion of a <mark>synchronous</mark> counters using flip f	lop <mark>ICs.</mark>		
counter	ion of synchronous counters using flip Integrated Circuits. entation of a BCD to 7 segment decoder a		tion with variou	
18. Simulat	ion of Half adder, Full adder using VHDI			
(Note: T	The experiments may be don <mark>e us</mark> ing <mark>har</mark> dw	vare components and/or	VHDL)	
Course outcon	ne:			

Students will be able to:

- identify and explain the digital ICs and their use in implementing digital circuits.
 design and implement different kinds of digital circuits.