



## Sequential Circuit Design with Verilog


ECE 152A – Winter 2012
















The Edge	e Triggered D Flip-Flop	
Positive e	edge triggered	
inj ou	le flipflop(D, Clock, Q); put D, Clock; ttput Q; g Q;	
	ways @(posedge Clock) $Q = D; //Q^+ = D$ , characteristic function	
endmo	odule	
February 15, 2012	ECE 152A - Digital Design Principles	7


































Blocking and Non-Blocking Assignments				
<ul> <li>Blocking A</li> </ul>	Assignment Statement Example			
i	lule example3(x1, x2, x3, Clock, f, g); input x1, x2, x3, Clock; putput f, g; reg f, g;			
ł	always @(posedge Clock) begin f = x1 & x2; g = f   x3; end			
endr	nodule			
February 15, 2012	ECE 152A - Digital Design Principles	19		
















Flip-Flops with Clear		
<ul> <li>Asynchronou</li> </ul>	us Clear	
module flipfle	pp(D, Clock, Resetn, Q);	
input D, Clock, Resetn;		
output Q;		
reg Q;		
always @ if (!Res else	Q(negedge Resetn or posedge Clock) etn) $Q \le 0;$ $Q \le D;$	
endmodule		
February 15, 2012	ECE 152A - Digital Design Principles	25

















Finite	State Machine (FSM) Design	
■ The c	omplete module	
	module jk_counter(count, clock);	
	input clock; output [2:0] count;	
	reg [2:0] count; parameter [2:0] A = 3'b000, B = 3'b100, C = 3'b111, D = 3'b010, E = 3'b011;	
	always @ (posedge clock) case(count) A: count <= B; B: count <= C; C: count <= D; D: count <= E; E: count <= A; default: count <= A; endcase	
	endmodule	
February 15, 2012	ECE 152A - Digital Design Principles	33

