


Lecture 1 Overview of ASIC and FPGA Design


Alex Jones ECE 2120 Hardware Design Methodologies Fall 2007




1










| Grades | |
|---|---|
| Tentative Grading Schedule 35% Homeworks and Labs 35% Exams 30% Project Structure First Half of Class Homeworks/Mini Projects each week Individual Work Second Half Single Larger Project Teams of at least 2 depends | |
| Late Work will have minimum of 10% Penalty per day late. Not guaranteed to accept late work at all | 6 |











ASIC Design Methodologies


- Gate Level Design (ECE 132/501)
 - Implement Logic at Gate Level
 - Schematic Editor (Mentor Graphics)
 - Hardware Description Language (Gates)
 - Logic Synthesis to Netlist
 - Implement in Silicon
- Full Custom Layout (ECE 1192/2192)
 - Design Logic at the Transistor Level
 - Hierarchical Design
 - Build Design from Bottom Up
 - Connect Components Manually

























































































| Synplify Pr | 0 | |
|--|---|---|
| | o <mark>jects koaded>]</mark> ect Bun HIL Bralyst Options Bindow Web Help Ø X Pa R ⊇ C AA D 0 D 1 → F M 1 | X ⊂ . × • : ♦ : : : : : : : : : : : : : : : |
| Open Project | Run Synplify Pro® | |
| Add File Change File New Impl Impl Options New P&R View Log - Frequency (Mhz)- \$100 \$100 | cload project> | Run Directory: T |
| Type ID | Find: Find: Source | |

