

Materials inside the Semiconductor Chips

Santosh K Kurinec
Fellow IEEE

Electrical & Microelectronic Engineering
Kate Gleason College of Engineering
Rochester Institute of Technology, Rochester, NY



**The Advanced Materials Show USA & The
Nanotechnology Show USA, October 13-14, 2021**

Broad Spectrum of Semiconductor Chips Applications

The World of Semiconductors

The Amazing Revolutionary Microchip (or Nanochip!)



Communications



Manufacturing



Entertainment



Agriculture and Environment



National Defense




Medical Advances



Display



Energy & Power



Transportation



Space and Earth Sciences







Electrical Conductivity Spans ~ > 25 Orders of Magnitude

Largest varying physical property

Metals
Conductors

Semiconductors

Insulators



Can make them
N type
or
P type
by doping

Building blocks
of electronic circuits




Schottky diodes/Ohmic contacts



PN Diodes








The MOS transistor is the foundation of digital logic




MOS Switch to Logic Gates to Processors

Switch: Metal Oxide Semiconductor Field Effect Transistor


Logic Gates






3D view of silicon wafer. Now we have PMOS and NMOS Device. Cross-Sectional Schematic



Functional Chip




Smallest unit: A MOS switch



Requirements: High Ion/Ioff ratio; Steeper subthreshold slope

How Chips are Made?



GF Cleanroom

Moore's Law: Stages of Scaling



Each new generation of silicon provided a profusion of value: chips captured more functionality at higher performance, with lower power per function, and at lower cost per circuit.

Cramming more components onto integrated circuits

Moore's Law was predicted by the co-founder of Intel®, Gordon Moore, in 1965




Scalings Geometrical, Equivalent, FinFET



Enablers:



- Remarkable innovations in photolithography
- Materials and Processes
- Designs





Accelerated Density Scaling – Push for more Complex Device Structures

FinFET Scaling



FinFET to Gate All Around to Nanowire and Nanosheets



Ref: IDRS, 2020






TEM images of Fins, nanowire and nanosheets.



Transfer and output characteristics of 75 nm gate stacked channel MOSFETs
Huang et al, Tech. Dig. IEDM, 425-28 (2019)


Back End of the Line:

- Aluminum to Copper
- Electroplating
- Chemical Mechanical Planarization (CMP)
- Liners
- Low-k Dielectrics
- Optical Interconnects
- Cu to Co




Optical Interconnects


21 orders of change in magnitude of resistivity



Cobalt for < 10nm lines?








Technology Evolutions with Scaling in the CMOS Transistors



Different Memory Devices

Memory Devices




Magnetic Recording
PMR → HAMR → HDMR
10Tb/in²

Storage class


Perpendicular, heated dot assisted, heated dot magnetic recording

Emerging Neuromorphic Devices


Devices	Schematic	Mechanism	Materials	Switching Energy	On/Off	# of states
PCM		Phase change	Chalcogenides GST	>100 fJ	<10 ³	~20
RRAM		Resistance change: filamentary, ion, vacancy movement	Metal oxides 2D materials Perovskites	>20 fJ	10-100	64-500
MRAM		Magnetization switching	CoFeB, MgO	>10 fJ	2-3	~2
ECRAM		Electrochemically driven ion movement	Metal oxides Graphene PEDOT:PSS	>10 fJ	2-40	50-1000
Mott Memristor		Metal to insulator phase transition	NbO ₂ , VO ₂	> 1 pJ	> 500	~2
FETs/FTJ		Polarization switching	Doped HfO ₂ , HZO	> 100 fJ	45-300	32-100



Ferroelectricity in Doped HfO₂



Ferroelectricity demonstrated in doped HfO₂



Muller, 2011
 Boscke, 2011
 Boescke, 2011
 Yurchuk, 2012
 Olsen, 2012
 Zhou, 2012
 Mueller, 2012
 Lomenzo, 2014
 Schroeder, 2014
 Starschich, 2014
 Park, 2015
 Polakowski, 2015

Johannes Müller et al, *Nano Lett.*, 2012, 12 (8), pp 4318–4323
 DOI: 10.1021/nl302049k

J. D. Anderson, J. Merkel, D. MacMahon, and S. K. Kurinec, "Evaluation of Si:HfO₂ Ferroelectric Properties in MFM and MFIS Structures," *IEEE Journal of the Electron Devices Society*, vol. 6, pp. 525–534, 2018, doi: [10.1109/JEDS.2018.2826978](https://doi.org/10.1109/JEDS.2018.2826978).

HfO₂ - From High-k to Ferroelectric Gate Oxide


Introduction of HfO₂ as Gate- Oxide Replacement

World's first 28 nm Si:HfO₂ FeFET




First demonstration of vertically stacked FE HfO₂ capacitors

Emerging Devices Ferroelectric Tunnel Junction


Intel 45 nm node (2007):



Globalfoundries 28 nm node (2012):



Negative Capacitance FeFET



Source: J J. Müller et al., "Ferroelectricity in HfO₂ Enables Nonvolatile Data Storage in 28 nm HKMG", 2012 IEEE Symposia on VLSI Technology and Circuits, submitted for publication.


K. Florent et al., IEEE IEDM, pp. 2.5.1-2.5.4, 2018.

Silicon & Beyond


Conventional MOS switching speed limited by change in entropy

Landauer limit: 60mV/decade

Explore other switching mechanisms/ materials



They include graphene, black phosphorus, transition metal dichalcogenides, and boron nitride nanosheets.




Switching energy vs delay for 32bit Arithmetic Logic Unit

Chang et. al. (Intel, Ian Young), "Clocked Domain Wall Logic using Magnetoelectric Effects," IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, Year: 2016, Volume: PP, Issue: 99

Prof. Aaron Thean, Director, E6 Nanofabrication Center, HiFES Research Program National University of Singapore

Bank of New 2D Materials:



2-D materials are ~ an atom or two thick, they can be either grown atop silicon or they can be grown separately, and then transferred on arbitrary substrates.

Some 2-D materials, especially graphene, dissipate heat well

2D semiconductors provide best electrostatic control for low power consumption concurrently with lateral channel scaling

Considerable challenges exist in the scalable and damage-free fabrication of 2D transistors, including doping, contact and dielectric integration.


Growth of uniform high quality material at wafer scales and compatible temperatures is also a major challenge.

Deposition and patterning with high pitch density on 300nm remains very challenging, and must be explored to justify these materials as Si replacement.


Materials & Processes

- More and more materials are being incorporated
- New processes are being developed and implemented
- Selective patterning with high pitch density is desired






Deposition	Etching
Physical vapor deposition (PVD)	Wet etching
Chemical vapor deposition (CVD)	Dry etching
Thermal diffusion/growth	Ion milling
Atomic layer deposition (ALD)	Stripping
Electrochemical deposition	Chemical mechanical planarization
Spin coating	Atomic layer etching
Laser deposition	Lift-off







Sputtering Materials for VLSI and Thin Film Devices
By Jaydeep Sarkar



Heterogeneous Integration (HI)



TSV: Through Si Via



Evolution, challenge, and outlook of TSV, 3D IC integration and 3d silicon integration
 • J. Lau, Materials Science, 2011 International Symposium on Advanced Packaging Materials (APM)

Concluding Remarks

Si is the foundational material for semiconductor devices.

Its abundance, electronic & chemical properties are super and scalability to 7nm device technology in production and 3nm Demonstrated.


More and more materials are being introduced in microchips to continue trend towards high density & performance. About 2/3 of the periodic Table is in the chips.

Heterogeneous integration of new materials augmenting Si electronics is happening.

New materials/devices have to be capable of process integration with lab to fab realizations. High pitch patterned depositions on large area. Process compatibility, defect free & resilience required.

Supply chain of materials/processes will be a critical issue.

2019 primary production of raw materials by country/region



AUTHOR
Saif M. Khan
Alexander Mann
Dahlia Peterson

Source: USGS

Q&A