Memories & More

- Memories in Verilog
- Memories on the FPGA
- External Memories
  -- SRAM (async, sync)

  -- DRAM
  -- Flash

Memories: a practical primer

- The good news: huge selection of technologies
  - Small & faster vs. large & slower
  - Every year capacities go up and prices go down
  - Almost cost competitive with hard disks: high density, fast flash memories
    - Non-volatile, read/write, no moving parts! (robust, efficient)
- The bad news: perennial system bottleneck
  - Latencies (access time) haven't kept pace with cycle times
  - Separate technology from logic, so must communicate between silicon, so physical limitations (# of pins, R's and C's and L's) limit bandwidths
    - New hopes: capacitive interconnect, 3D IC's
  - Likely the limiting factor in cost & performance of many digital systems: designers spend a lot of time figuring out how to keep memories running at peak bandwidth
  - "It's the memory - just add more faster memory"

Memories in Verilog

- `reg` bit; // a single register
- `reg` [31:0] word;   // a 32-bit register
- `reg` [31:0] array[15:0]; // 16 32-bit regs
- `reg` [31:0] array_2d[31:0][15:0];
        // 2 dimensional 32-bit array

- `wire` [31:0] read_data,write_data;
  `wire` [3:0] index;

  // combinational (asynch) read
  `assign` read_data = array[index];

  // clocked (synchronous) write
  `always` @(`posedge` clock)
      array[index] <= write_data;

Multi-port Memories (aka regfiles)

```verilog
reg [31:0] regfile[30:0]; // 31 32-bit words

// Beta register file: 2 read ports, 1 write
wire [4:0] ra1,ra2,wa;
wire [31:0] rd1,rd2,wd;

assign ra1 = inst[20:16];
assign ra2 = ra2sel ? inst[25:21] : inst[15:11];
assign wa = wasel ? 5'd30 : inst[25:21];

// read ports
assign rd1 = (ra1 == 5'd31) ? 32'd0 : regfile[ra1];
assign rd2 = (ra2 == 5'd31) ? 32'd0 : regfile[ra2];
// write port
always @(posedge clk)
  if (werf) regfile[wa] <= wd;

assign z = ~| rd1;    // used in BEQ/BNE instructions
```

FIFOs


```
// a simple synchronous FIFO (first-in first-out) buffer
// Parameters:
//    LOGSIZE  (parameter) FIFO has 1<<LOGSIZE elements
//    WIDTH    (parameter) each element has WIDTH bits
// Ports:
//    clk      (input) all actions triggered on rising edge
//    reset    (input) synchronously empties fifo
//    din      (input, WIDTH bits) data to be stored
//    wr       (input) when asserted, store new data
//    full     (output) asserted when FIFO is full
//    dout     (output, WIDTH bits) data read from FIFO
//    rd       (input) when asserted, removes first element
//    empty    (output) asserted when fifo is empty
//    overflow (output) asserted when WR but no room, cleared on next RD

module fifo #(parameter LOGSIZE = 2,   // default size is 4 elements
                        WIDTH = 4)     // default width is 4 bits
            (input clk,reset,wr,rd, input [WIDTH-1:0] din,
             output full,empty,overflow, output [WIDTH-1:0] dout);
…
endmodule
```

FIFOs in action

```
// make a fifo with 8 8-bit locations
fifo f8x8 #(.LOGSIZE(3),.WIDTH(8))
            (.clk(clk),.reset(reset),
             .wr(wr),.din(din),.full(full),
             .rd(rd),.dout(dout),.empty(empty),
             .overflow(overflow));
```

FPGA memory implementation

- Regular registers in logic blocks
  - Piggy use of resources, but convenient & fast if small

- [Xilinx Vertex II] use the LUTs:
  - Single port: 16x(1,2,4,8), 32x(1,2,4,8), 64x(1,2), 128x1
  - Dual port (1 R/W, 1R): 16x1, 32x1, 64x1
  - Can fake extra read ports by cloning memory: all clones are written with the same addr/data, but each clone can have a different read address

- [Xilinx Vertex II] use block ram:
  - 18K bits: 16Kx1, 8Kx2, 4Kx4
    with parity: 2Kx(8+1), 1Kx(16+2), 512x(32+4)
  - Single or dual port
  - Pipelined (clocked) operations
  - Labkit XCV2V6000: 144 BRAMs, 2952K bits total

LUT-based RAMs

Slice Distributed RAM Diagram

FXINA
FXINB
MUXFX
FX

ADDRESS
G4
G3
G2
G1
RAM
D
Y

WS DI
BY
DATA_IN or
Address

SLICEWE[2:0]
WSGEN
WE
CK

MUXF5
F5

WS DI
ADDRESS
G4
G3
G2
G1
RAM
D
X

BX
DATA_IN or
Address

CLK

SR
(Write Enable)

Slice Distributed RAM Timing Diagram

WRITE | READ | WRITE | WRITE | WRITE | READ

ADDR: 2 F 3 4 5 E
DATA_IN: 1 X 0 1 0 X
DATA_OUT (X/Y Output): 1 MEM(F) 0 1 0 MEM(E)

CLB Distributed RAM Switching Characteristics

Description	Symbol	Speed Grade -6	Speed Grade -5	Speed Grade -4	Units
Sequential Delays					
Clock CLK to X/Y outputs (WE active) in 16 x 1 mode	$T_{SHCKO16}$	1.63	1.79	2.05	ns, Max
Clock CLK to X/Y outputs (WE active) in 32 x 1 mode	$T_{SHCKO32}$	1.97	2.17	2.49	ns, Max
Clock CLK to F5 output	$T_{SHCKOF5}$	1.77	1.94	2.23	ns, Max
Setup and Hold Times Before/After Clock CLK					
BX/BY data inputs (DIN)	T_{DS}/T_{DH}	0.53/–0.09	0.58/–0.10	0.67/–0.11	ns, Min
F/G address inputs	T_{AS}/T_{AH}	0.40/ 0.00	0.44/ 0.00	0.50/ 0.00	ns, Min
SR input (WS)	T_{WES}/T_{WEH}	0.42/–0.01	0.46/–0.01	0.53/–0.01	ns, Min
Clock CLK					
Minimum Pulse Width, High	T_{WPH}	0.57	0.63	0.72	ns, Min
Minimum Pulse Width, Low	T_{WPL}	0.57	0.63	0.72	ns, Min
Minimum clock period to meet address write cycle time	T_{WC}	1.14	1.25	1.44	ns, Min
Combinatorial Delays					
4-input function: F/G inputs to X/Y outputs	T_{ILO}	0.35	0.39	0.44	ns, Max

LUT-based RAM Modules

RAMyX1S

D
WE
WCLK
A[#:0]
O

RAMyX1D

D
WE
WCLK
R/W Port
A[#:0]
DPRA[#:0]
SPO
DPO
Read Port

Single-Port and Dual-Port
Distributed SelectRAM Primitive

Single-Port and Dual-Port Distributed SelectRAM

Primitive	RAM Size	Type	Address Inputs
RAM16X1S	16 bits	single-port	A3, A2, A1, A0
RAM32X1S	32 bits	single-port	A4, A3, A2, A1, A0
RAM64X1S	64 bits	single-port	A5, A4, A3, A2, A1, A0
RAM128X1S	128 bits	single-port	A6, A5, A4, A3, A2, A1, A0
RAM16X1D	16 bits	dual-port	A3, A2, A1, A0
RAM32X1D	32 bits	dual-port	A4, A3, A2, A1, A0
RAM64X1D	64 bits	dual-port	A5, A4, A3, A2, A1, A0

Wider Library Primitives

Primitive	RAM Size	Data Inputs	Address Inputs	Data Outputs
RAM16x2S	16 x 2-bit	D1, D0	A3, A2, A1, A0	O1, O0
RAM32X2S	32 x 2-bit	D1, D0	A4, A3, A2, A1, A0	O1, O0
RAM64X2S	64 x 2-bit	D1, D0	A5, A4, A3, A2, A1, A0	O1, O0
RAM16X4S	16 x 4-bit	D3, D2, D1, D0	A3, A2, A1, A0	O3, O2, O1, O0
RAM32X4S	32 x 4-bit	D3, D2, D1, D0	A4,A3, A2, A1, A0	O3, O2, O1, O0
RAM16X8S	16 x 8-bit	D <7:0>	A3, A2, A1, A0	O <7:0>
RAM32X8S	32 x 8-bit	D <7:0>	A4,A3, A2, A1, A0	O <7:0>

```
// instantiate a LUT-based RAM module
RAM16X1S mymem #(.INIT(16'b0110_1111_0011_0101_1100))  // msb first
        (.D(din),.O(dout),.WE(we),.WCLK(clock_27mhz),
         .A0(a[0]),.A1(a[1]),.A2(a[2]),.A3(a[3]));
```

Tools will often build these for you...

From Lab 2:

```verilog
reg [7:0] segments;
always @ (switch[3:0]) begin
  case (switch[3:0])
  4'h0: segments[6:0] = 7'b0111111;
  4'h1: segments[6:0] = 7'b0000110;
  4'h2: segments[6:0] = 7'b1011011;
  4'h3: segments[6:0] = 7'b1001111;
  4'h4: segments[6:0] = 7'b1100110;
  4'h5: segments[6:0] = 7'b1101101;
  4'h6: segments[6:0] = 7'b1111101;
  4'h7: segments[6:0] = 7'b0000111;
  4'h8: segments[6:0] = 7'b1111111;
  4'h9: segments[6:0] = 7'b1100111;
  4'hA: segments[6:0] = 7'b1110111;
  4'hB: segments[6:0] = 7'b1111100;
  4'hC: segments[6:0] = 7'b1011000;
  4'hD: segments[6:0] = 7'b1011110;
  4'hE: segments[6:0] = 7'b1111001;
  4'hF: segments[6:0] = 7'b1110001;
  default: segments[6:0] = 7'b00000000;
  endcase
  segments[7] = 1'b0;  // decimal point
end
```

```
===============================================
*               HDL Synthesis                 *
===============================================

Synthesizing Unit <lab2_2>.
    Related source file is "../lab2_2.v".
    ...
    Found 16x7-bit ROM for signal <$n0000>.
    ...
    Summary:
      inferred   1 ROM(s).
        ...
Unit <lab2_2> synthesized.


===============================================
Timing constraint: Default path analysis
Total number of paths / destination ports: 28 / 7
-----------------------------------------------
Delay:              7.244ns (Levels of Logic = 3)
Source:             switch<3> (PAD)
Destination:        user1<0> (PAD)

Data Path: switch<3> to user1<0>
                    Gate     Net
Cell:in->out fanout Delay   Delay  Logical Name
------------------------------------- -----------
IBUF:I->O        7   0.825   1.102  switch_3_IBUF
LUT4:I0->O       1   0.439   0.517  Mrom__n0000_inst_lut4_01
OBUF:I->O            4.361          user1_0_OBUF
-----------------------------------------
Total               7.244ns (5.625ns logic, 1.619ns route)
                            (77.7% logic, 22.3% route)
```

Block Memories (BRAMs)

Dual-Port Block RAM Primitives

Primitive	Port A Width	Port B Width
RAMB16_S1_S1	1	1
RAMB16_S1_S2		2
RAMB16_S1_S4		4
RAMB16_S1_S9		(8+1)
RAMB16_S1_S18		(16+2)
RAMB16_S1_S36		(32+4)
RAMB16_S2_S2	2	2
RAMB16_S2_S4		4
RAMB16_S2_S9		(8+1)
RAMB16_S2_S18		(16+2)
RAMB16_S2_S36		(32+4)
RAMB16_S4_S4	4	4
RAMB16_S4_S9		(8+1)
RAMB16_S4_S18		(16+2)
RAMB16_S4_S36		(32+4)
RAMB16_S9_S9	(8+1)	(8+1)
RAMB16_S9_S18		(16+2)
RAMB16_S9_S36		(32+4)
RAMB16_S18_S18	(16+2)	(16+2)
RAMB16_S18_S36		(32+4)
RAMB16_S36_S36	(32+4)	(32+4)

RAMB16_S#_S#

DIA[#:0]
DIPA[#:0]
ADDRA[#:0]

WEA
ENA   DOA[#:0]
SSRA   DOPA[#:0]
CLKA

DIB[#:0]
DIPB[#:0]
ADDRB[#:0]

WEB
ENB   DOB[#:0]
SSRB   DOPB[#:0]
CLKB

Dual-Port Block RAM Primitive

$(W_{DATA} + W_{PARITY})*(LOCATIONS) = 18K$ bits

1,2,4   16K,8K,4K,2K,1K,512

1
2
4
8
16
32

RAMB16_S#

DI[#:0]
DIP[#:0]
ADDR[#:0]

WE
EN   DO[#:0]
SSR   DOP[#:0]
CLK

Single-Port Block RAM Primitive

Single-Port Block RAM Primitives

Primitive	Port Width
RAMB16_S1	1
RAMB16_S2	2
RAMB16_S4	4
RAMB16_S9	(8+1)
RAMB16_S18	(16+2)
RAMB16_S36	(32+4)

BRAM Operation

Source: Xilinx App Note 463

BRAM timing

Block SelectRAM Timing Diagram

* Write Mode = "WRITE_FIRST"
** SRVAL = 0101

Block SelectRAM Switching Characteristics

Description	Symbol	Speed Grade			Units
		-6	-5	-4	
Sequential Delays					
Clock CLK to DOUT output	T_{BCKO}	2.10	2.31	2.65	ns, Max
Setup and Hold Times Before Clock CLK					
ADDR inputs	T_{BACK}/T_{BCKA}	0.29/ 0.00	0.32/ 0.00	0.36/ 0.00	ns, Min
DIN inputs	T_{BDCK}/T_{BCKD}	0.29/ 0.00	0.32/ 0.00	0.36/ 0.00	ns, Min
EN input	T_{BECK}/T_{BCKE}	0.95/–0.46	1.04/–0.50	1.20/–0.58	ns, Min
RST input	T_{BRCK}/T_{BCKR}	1.31/–0.71	1.44/–0.78	1.65/–0.90	ns, Min
WEN input	T_{BWCK}/T_{BCKW}	0.57/–0.19	0.63/–0.21	0.72/–0.25	ns, Min
Clock CLK					
CLKA to CLKB setup time for different ports	T_{BCCS}	1.0	1.0	1.0	ns, min
Minimum Pulse Width, High	T_{BPWH}	1.17	1.29	1.48	ns, Min
Minimum Pulse Width, Low	T_{BPWL}	1.17	1.29	1.48	ns, Min

Using BRAMs (eg, a 64Kx8 ram)

- From menus: Project → New Source...

Select "IP"

Fill in name

New Source

- BMM File
- Embedded Processor
- Implementation Constraints File
- IP (CoreGen & Architecture Wizard)
- MEM File
- Schematic
- State Diagram
- Test Bench Waveform
- User Document
- Verilog Module
- Verilog Test Fixture
- VHDL Library
- VHDL Module
- VHDL Package
- VHDL Test Bench

File Name:

ram64x8

Location:

C:\Documents and Settings\cjt   ...

☑ Add to project

< Back   Next >   Cancel   Help

Click "Next" when done...

BRAM Example

Click open folders

Select "Single Port Block Memory"

Select Core Type

- Memories & Storage Elements
  - CAMs
  - FIFOs
  - RAMs & ROMs
    - Distributed Memory Generator v1.1
    - Distributed Memory v7.1
    - Dual Port Block Memory v6.2
    - Single Port Block Memory v6.2
  - Standard Bus Interfaces

< Back | Next > | Cancel | Help

Click "Next" and then "Finish" on next window

BRAM Example

Fill in name
(again?!)

Select RAM vs
ROM

Fill in width
& depth

Usually "Read After
Write" is what you
want

Single Port Block Memory

Parameters | Core Overview | Contact | Web Links

LogiCORE   **Single Port Block Memory**

Component Name   ram64x8

Port Configuration

ADDR   DOUT   ● Read And Write   ○ Read Only
DIN   RFD
WE   RDY   Memory Size
EN
SINIT   Width   8   Valid Range 1..256
ND
CLK   Depth   65536   Valid Range: 2..524288

Write Mode

● Read After Write   ○ Read Before Write   ○ No Read On Write

<Back   Next>   Page 1 of 4

Generate   Dismiss   Data Sheet...   Version Info...   ☐ Display Core Footprint

Click "Next" …

BRAM Example

Can add extra control pins, but usually not

Click "Next" …

BRAM Example

Select polarity of control pins; active high default is usually just fine

Single Port Block Memory

Parameters | Core Overview | Contact | Web Links

Single Port Block Memory

logiCORE

ADDR   DOUT
DIN   RFD
WE   RDY
EN
SINIT
ND
CLK

Implementation Options

☐ Limit Data Pitch [18 ▼]

Pin Polarity

Active Clock Edge	● Rising Edge Triggered	○ Falling Edge Triggered
Enable Pin	● Active High	○ Active Low
Write Enable	● Active High	○ Active Low
Initialization Pin	● Active High	○ Active Low

<Back | Next> | Page 3 of 4

Generate | Dismiss | Data Sheet... | Version Info... | ☐ Display Core Footprint

Click "Next" …

BRAM Example

Click to name a .coe file that specifies initial contents (eg, for a ROM)

Click "Generate" to complete

.coe file format

```
memory_initialization_radix=2;
memory_initialization_vector=

00000000,
00111110,
01100011,
00000011,
00000011,
00011110,
00000011,
00000011,
01100011,
00111110,
00000000,
00000000,
```

Memory contents with location 0 first, then location 1, etc. You can specify input radix, in this example we're using binary. MSB is on the left, LSB on the right. Unspecified locations (if memory has more locations than given in .coe file) are set to 0.

Using result in your Verilog

- Look at generated Verilog for module defintion (click on "View HDL Functional Model" under Coregen):

- Use to instantiate instances in your code:
```
ram64x8 foo(.addr(addr),.clk(clk),.we(we),.din(din),.dout(dout));
```

Memory Classification & Metrics

Read-Write Memory		Non-Volatile Read-Write Memory	Read-Only Memory
Random Access	Sequential Access		
SRAM DRAM	FIFO	EPROM E^{2}PROM FLASH	Mask-Programmed ROM

Key Design Metrics:

1. Memory Density (number of bits/mm^2) and Size
2. Access Time (time to read or write) and Throughput
3. Power Dissipation

Static RAMs: Latch Based Memory

Set Reset Flip Flop

S

$\overline{Q}$

R

Q

Register Memory

D →

D   Q

→ Q

Address

- Works fine for small memory blocks (e.g., small register files)
- Inefficient in area for large memories
- Density is the key metric in large memory circuits

Latch and Register Based Memory

Positive Latch


Negative Latch

Register Memory

- Alternative view

Memory Array Architecture

2^LxM memory

Small cells → small mosfets → small dV on bit line

Bit Line

Storage Cell

2^{L-K}

A_K

A_{K+1}

A_{L-1}

Row Decode

Word Line

2^{L-K} row
by
Mx2^K column
cell array

M*2^K

Sense Amps/Driver

Amplify swing to
rail-to-rail amplitude

A_0

A_{K-1}

Column Decode

Selects appropriate word
(i.e., multiplexer)

Input-Output
(M bits)

Static RAM (SRAM) Cell (The 6-T Cell)

Write: Set $\overline{BL}$, BL to ($0, V_{DD}$) or ($V_{DD}, 0$) then enable WL (= V_{DD})

Read: Disconnect drivers from BL and $\overline{BL}$, then enable WL (=V_{DD}). Sense a small change in BL or $\overline{BL}$

- State held by cross-coupled inverters (M1-M4)
- Retains state as long as power supply turned on
- Feedback must be overdriven to write into the memory

Using External Memory Devices

- **Address** pins drive row and column decoders
- **Data** pins are bidirectional: shared by reads and writes

Concept of "Data Bus"

- **Output Enable** gates the chip's tristate driver
- **Write Enable** sets the memory's read/write mode
- **Chip Enable**/**Chip Select** acts as a "master switch"

MCM6264C 8K x 8 Static RAM

On the outside:

Address — 13 → MCM6264C

Chip Enables $\overline{E1}$ →

E2 →

Write Enable $\overline{WE}$ →

Output Enable $\overline{OE}$ →

← 8 → Data DQ[7:0]

Same (bidirectional) data bus used for reading and writing

Chip Enables ($\overline{E1}$ and E2)

$\overline{E1}$ must be low and E2 must be high to enable the chip

Write Enable ($\overline{WE}$)

When low (and chip enabled), values on data bus are written to location selected by address bus

Output Enable ($\overline{OE}$ or $\overline{G}$)

When low (and chip is enabled), data bus is driven with value of selected memory location

On the inside:

A2, A3, A4, A5, A7, A8, A9, A11 → Row Decoder → Memory matrix 256 rows 32 Column → Sense Amps/Drivers → Column Decoder

A, A0, A, A10, A12

DQ[7:0]

$\overline{E1}$
E2

$\overline{W}$
$\overline{G}$

Pinout

NC	1	28	V$_{CC}$
A12	2	27	$\overline{W}$
A7	3	26	E2
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	$\overline{G}$
A2	8	21	A10
A1	9	20	$\overline{E1}$
A0	10	19	DQ7
DQ0	11	18	DQ6
DQ1	12	17	DQ5
DQ2	13	16	DQ4
V$_{SS}$	14	15	DQ3

Reading an Asynchronous SRAM

Address — Address Valid

Access time (from address valid)

$\overline{E1}$

Access time (from enable low)

$\overline{OE}$

Bus enable time — *Bus tristate time*

Data (Tristate) — Data Valid

E2 assumed high (enabled), $\overline{W}$ =1 (read mode)

- Read cycle begins when all enable signals ($\overline{E1}$, E2, $\overline{OE}$) are active

- Data is valid after read access time
  - Access time is indicated by full part number: *MCM6264CP-12 → 12ns*

- Data bus is tristated shortly after $\overline{OE}$ or $\overline{E1}$ goes high

Address Controlled Reads

Address Address 1 Address 2 Address 3

Access time (from address valid)

Contamination time

$\overline{E1}$

$\overline{OE}$

Bus enable   Bus tristate

Data Data 1 Data 2 Data 3

E2 assumed high (enabled), $\overline{WE}$ =1 (read mode)

- Can perform multiple reads without disabling chip
- Data bus follows address bus, after some delay

Writing to Asynchronous SRAM

E2 and $\overline{OE}$ are held high

- Data latched when $\overline{WE}$ or $\overline{E1}$ goes high (or E2 goes low)
  - Data must be stable at this time
  - Address must be stable before $\overline{WE}$ goes low

- Write waveforms are more important than read waveforms
  - Glitches to address can cause writes to random addresses!

Sample Memory Interface Logic

Write cycle

Read cycle

Clock/$\overline{E1}$

$\overline{OE}$

$\overline{WE}$

Address — Address for write — Address for read

Data — Data for write — Data read

Write occurs here,
when $\overline{E1}$ goes high

Data can be
latched
here

Drive data bus only when
clock is low

- Ensures address are
  stable for writes
- Prevents bus
  contention
- Minimum clock period
  is twice memory
  access time

FPGA

VCC

Clock

Control
(write, read,
reset)

FSM

ext_chip_enable

ext_write_enable

ext_output_enable

int_data

Write
data

Read data

Address

D Q

Q D

D Q

ext_data

ext_address

$\overline{E2}$
$\overline{E1}$
$\overline{W}$
$\overline{G}$

SRAM

Data[7:0]

Address[12:0]

Tristate Data Buses in Verilog


```
output CE,OE;   // these signals are active low
inout [7:0] ext_data;
reg [7:0] read_data,int_data
wire [7:0] write_data;

always @(posedge clk) begin
  int_data <= write_data;
  read_data <= ext_data;
end

// Use a tristate driver to set ext_data to a value
assign ext_data = (~CE & OE) ? int_data : 8'hZZ;
```

Synchronous SRAM Memories

- Clocking provides input synchronization and encourages more reliable operation at high speeds

difference between read and write timings creates wasted cycles ("wait states")

long "flow-through" combinational path creates high CLK-Q delay

ZBT Eliminates the Wait State

- The wait state occurs because:
  - On a read, data is available *after* the clock edge
  - On a write, data is set up *before* the clock edge
- ZBT ("zero bus turnaround") memories change the rules for writes
  - On a write, data is set up after the clock edge
    (so that it is read on the following edge)
  - Result: no wait states, higher memory throughput

$\overline{CE}$
$\overline{WE}$
CLK

Address: A_1 A_2 A_3 A_4 A_5

Data: Q_1 Q_2 D_3 Q_4 D_5

R_1 R_2 W_3 R_4 W_5

Write to A_3 requested *Data D_3 loaded* *Write to A_5 requested* *Data D_5 loaded*

Pipelining Allows Faster CLK

- Pipeline the memory by registering its output
  - Good: Greatly reduces CLK-Q delay, allows higher clock (more throughput)
  - Bad: Introduces an extra cycle before data is available (more latency)

As an example, see the CY7C147X ZBT Synchronous SRAM

Labkit ZBT interface

The upper DCM is used to generate the de-skewed clock for the external ZBT memories. The feedback loop for this DCM includes a 2.0 inch long trace on the labkit PCB and matches in distance all of the PCB traces from the FPGA to the ZBT memories. The propagation delay from the output of the upper DCM back to its CLKFB input should be almost exactly the same as the propagation delay from the DCM output to the ZBT memories.

The lower DCM is used to ensure that the fpga_clock signal, which clocks all of the FPGA flip-flops, is in phase with the reference clock (clock_27mhz).

EEPROM

Electrically Erasable Programmable Read-Only Memory

## EEPROM – The Floating Gate Transistor

This is a non-volatile memory (retains state when supply turned off)

Usage: Just like SRAM, but writes are much slower than reads
(write sequence is controlled by an FSM internal to chip)

Common application: configuration data (serial EEPROM)

Interacting with Flash and (E)EPROM

- Reading from flash or (E)EPROM is the same as reading from SRAM
- Vpp: input for programming voltage (12V)
  - EPROM: Vpp is supplied by programming machine
  - Modern flash/EEPROM devices generate 12V using an on-chip charge pump
- EPROM lacks a write enable
  - Not in-system programmable (must use a special programming machine)
- For flash and EEPROM, write sequence is controlled by an internal FSM
  - Writes to device are used to send signals to the FSM
  - Although the same signals are used, one can't write to flash/EEPROM in the same manner as SRAM

Flash/EEPROM block diagram

Vcc (5V)

Address

Data

Chip Enable

Charge pump

Output Enable

Write Enable

FSM

Programming voltage (12V)

EPROM omits FSM, charge pump, and write enable

Flash Memory – Nitty Gritty

- Flash memory uses NOR or NAND flash.
  - NAND cells connected in series like resembling NAND gate.
  - NAND requires 60% of the area compared to NOR. NAND used in flash drives.
  - Endurance: 100,000 – 300,000 p/e cycles
  - Life cycle extended through <u>wear –leveling</u>: mapping of physical blocks changes over time.

- Flash memory limitations
  - Can be read or written byte a time
  - Can only be erased block at a time
  - Erasure sets bits to 1.
  - Location can be re-written if the new bit is zero.

Flash is slow, cache to RAM for fast read speed

- Labkit has 128Mbits of memory in 1Mbit blocks.
  - 3 Volt Intel StrataFlash® Memory (28F128J3A)
  - 100,000 min erase cycle per block
  - Block erasures takes one second
  - 15 minutes to write entire flash ROM

http://www.embeddedintel.com/special_features.php?article=124

Dynamic RAM (DRAM) Cell

[Rabaey03]

DRAM uses Special Capacitor Structures

**To Write:** set Bit Line (BL) to 0 or V_{DD}
& enable Word Line (WL) (i.e., set to V_{DD})

To Read: set Bit Line (BL) to V_{DD} /2
& enable Word Line (i.e., set it to V_{DD})

- **DRAM relies on charge stored in a capacitor to hold state**
- Found in all high density memories (one bit/transistor)
- Must be "refreshed" or state will be lost – high overhead

Asynchronous DRAM Operation

RAS-before-CAS
for a read or write
(Row and column addresses taken
on falling edges of RAS and CAS)

CAS-before-RAS
for a refresh

- Clever manipulation of RAS and CAS after reads/writes provide more efficient modes: early-write, read-write, hidden-refresh, etc. (See datasheets for details)

Addressing with Memory Maps

- Address decoder selects memory
  - Example: '138 3-to-8 decoder
  - Produces enable signals

- SRAM-like interface often used for peripherals
  - Known as "memory mapped" peripherals

Memory Map

Address	Region
0xFFFF	EPROM
0xE000	
0xDFFF	SRAM 2
0xC000	
0xBFFF	SRAM 1
0xA000	
0x9FFF	
0x2000	
0x1FFF	ADC
0x0000	

Memory Devices: Helpful Knowledge

- ## SRAM vs. DRAM
  - SRAM holds state as long as power supply is turned on. DRAM must be "refreshed" – results in more complicated control
  - DRAM has much higher density, but requires special capacitor technology.
  - FPGA usually implemented in a standard digital process technology and uses SRAM technology
- ## Non-Volatile Memory
  - Fast Read, but very slow write (EPROM must be removed from the system for programming!)
  - Holds state even if the power supply is turned off
  - Flash memory is slow, microsecond read, much longer writes
- ## Memory Internals
  - Has quite a bit of analog circuits internally -- pay particular attention to noise and PCB board integration
- ## Device details
  - Don't worry about them, wait until 6.012 or 6.374

Memory

- control signals such as *Write Enable* should be registered
- a multi-cycle read/write is safer from a timing perspective than the single cycle read/write approach
- it is a bad idea to enable two tri-states driving the bus at the same time
- an SRAM does not need to be "refreshed" while a DRAM requires refresh
- an EPROM/EEPROM/FLASH cell can hold its state even if the power supply is turned off
- a synchronous memory can result in higher throughput

Labkit Memory

- Regular registers in logic blocks
  - Operates at system clock speed, expensive (CLB utilization)
  - Configuration set by Verilog design (eg FIFO, single/dual port, etc)
- FPGA Distributed memory
  - Operates at system clock speed
  - Uses LUTs (16 bits) for implementation, expensive (CLB utilization)
  - Requires significant routing for implementation
  - Configured using CoreGen
  - Theoretical maximum: 1Mbit
- FPGA block ram:
  - Implemented with (18 kbit) dedicated memory blocks distributed throughout the FPGA
  - Pipelined (clocked) operations
  - Labkit XCV2V6000: 144 BRAMs, 2952K bits total
- ZBT SRAM
  - two synchronous, 512k x 36 ZBT SRAM chips
  - Operates up to 167MHz
- Flash memory
  - 128Mbits with 100,000 minimum erase cycle per block
  - Slow read access, even slower write access time!
  - Must cache to ZBT or BRAM for video display

Nexys4 DDR Memory

- Regular registers in logic blocks
  - Operates at system clock speed, expensive (CLB utilization)
  - Configuration set by Verilog design (eg FIFO, single/dual port, etc)
- FPGA Distributed memory
  - Operates at system clock speed
  - Uses LUTs (16 bits) for implementation, expensive (CLB utilization)
  - Requires significant routing for implementation
  - Configured using IP
  - Theoretical maximum: 1Mbit
- FPGA block ram:
  - 4,860K bits total
- DDR2 SDRAM
  - 128MiB (Megabytes)
  - Requires MIG (Memory Interface Generator) Wizard
- Flash memory
  - 16MiB
  - Slow read access, even slower write access time!
- microSD port
  - Tested with 2GB (Windows 7, FPGA)

- Upload project files to course website: one per team
- Lab 5 due Mon 9P
- Meet with staff for project ideas