




		Men	nory	
		RWM	NVRWM	ROM
	Random Access	Non-Random Access	EPROM E ² PROM	Mask-Programmed Programmable (PROM)
	SRAM DRAM	FIFO LIFO Shift Register CAM	FLASH	




















l h	HM6264	Interfa	ce
	HM6264BLP	BLSP/BLFP Series	
	NC [] A12 [] 2 A6 [] 4 A6 [] 4 A6 [] 6 A4 [] 6 A3 [] 7 A2 [] 8 A0 [] 10 II 11 II 002 [] 12 U03 [] 14 V ₆₅ [] 4 II	28 V _{CC} 27 WE 28 WE 22 AB 24 AB 22 AE 21 AE 22 AE 21 AE 21 AE 21 DE 21 DE 21 DE 21 DE 21 DE 21 DE 20 CS1 100 IOS 100 IOS 100 IOS 100 IOS	
Pin Description	n		
Pin name	Function	Pin name	Function
A0 to A12	Address input	WE	Write enable
I/O1 to I/O8	Data input/output	ŌE	Output enable
CS1	Chip select 1	NC	No connection
CS2	Chip select 2	Voc	Power supply
		Vss	Ground


				Functior	n Tab	le	l
	ction '						
WE	CS1	CS2	OE	Mode	V _{cc} current	I/O pin	Ref. cycle
×	н	×	×	Not selected (power down)	I ₅₈ , I ₅₈₁	High-Z	-
\times	×	L	\times	Not selected (power down)	I _{sa} , I _{sa1}	High-Z	-
н	L	н	н	Output disable	l _{cc}	High-Z	-
н	L	н	L	Read	l _{oc}	Dout	Read cycle (1)-(3)
L	L	н	н	Write	I _{cc}	Din	Write cycle (1)
L	L	н	L	Write	I _{cc}	Din	Write cycle (2)
Note:	×H	or L					




				64B-8L		64B-10L		
Parameter	Symbol	Min Max	Max	Min Max	Max	Unit	Not	
Read cycle time		t _{RC}	85	_	100	_	ns	
Address access time		t _{aa}	-	85	-	100	ns	
Chip select access time	CS1	l _{co1}	—	85	—	100	ns	
	CS2	t _{cce}	-	85	-	100	ns	
Output enable to output valid		t _{oe}	-	45	-	50	ns	
Chip selection to output in low-Z	CS1	t _{LZ1}	10	_	10	_	ns	2
	CS2	t ₁₂₂	10	_	10	_	ns	2
Output enable to output in low-Z		touz	5	-	5	_	ns	2
Chip deselection in to output in high-Z	CS1	t _{HZ1}	0	30	0	35	ns	1, 3
	CS2	t _{HZ2}	0	30	0	35	ns	1,3
Output disable to output in high-Z		t _{oHZ}	0	30	0	35	ns	1,2
Output hold from address change		t _{on}	10	_	10	_	ns	










		HM62	64B-8L	HM62	64B-10L		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	twc	85	-	100	-	ns	
Chip selection to end of write	t _{cw}	75	_	80	_	ns	2
Address setup time	t _{as}	0	_	0	-	ns	3
Address valid to end of write	t _{aw}	75	_	80	_	ns	
Write pulse width	t _{wp}	55	_	60	_	ns	1,6
Write recovery time	t _{we}	0	_	0	-	ns	4
WE to output in high-Z	twiz	0	30	0	35	ns	5
Data to write time overlap	tow	40	_	40	_	ns	
Data hold from write time	t _{on}	0	_	0	-	ns	
Output active from end of write	tow	5	_	5	_	ns	
Output disable to output in high-Z	torz	0	30	0	35	ns	5
Notes: 1. A write occurs during the overlap at the latest transition among \overline{CS}' at the earliest transition among \overline{C} measured from the beginning of v	1 going low,C S1 going higt	S2 goin n CS2 g	g high ar oing low	d WE g	oing low.	A write	ends











	R/W Memories In General
	• STATIC (SRAM)
	Data stored as long as supply is applied Large (6 transistors/cell) Fast
	Differential
	• DYNAMIC (DRAM)
П	Periodic refresh required
	Small (1-3 transistors/cell)
	Slower
	Single Ended
































































































Improving Speed, Power


- Critical path runs through row decode, word line assertion
- Need smaller decoding, less word line capacitance in order to improve speed.
- Break a large array into smaller sub-arrays, and use hierarchical decoding to select a sub array
 - PowerPC 32K x 8 cache broken into 32 blocks, each 1K x 8
 - Cypress 1Mb Dual Port broken into 32 blocks, each 32 K bits (2⁵ x 2⁵ x 2¹⁰ = 2²⁰). Each blocks is 512 rows x 64 columns
 - Mitsubishi SRAM (Rabaey text). 32 blocks of 128K bits (1024 rows x 128 columns)
- · Only one sub-array will be activated, saves power!!!!
































































Comments on Timing Typical times are Tras = 60 ns (RAS pulse width), Trc = 100 ns Extra time on Read cycle (RAS high) is needed to recharge bitlines Block mode transfers (Page mode transfers) read bits from same row Only change column address Time to first bit on row = 50ns, time to successive bits = 25 ns (we have access to all bits on this row, just need to mux them out).









































































































	Reali	stic PRC	DM Dev	/ices
		EPROM [Tomita91]	EEPROM [Terada89, Pashley89]	Flash EEPROM [Jinbo92]
	Memory size	16 Mbit (0.6 μm)	1 Mbit (0.8 μm)	16 Mbit (0.6 µm)
T	Chip size	7.18 x 17.39 mm ²	11.8 x 7.7 mm ²	6.3 x 18.5 mm ²
	Cell size	3.8 µm ²	30 µm ²	$3.4 \ \mu m^2$
	Access time	62 nsec	120 nsec	58 nsec
٦	Erasure time	minutes	N.A.	4 sec
	Programming time/word	5 µsec	8 msec/word, 4 sec /chip	5 µsec
	Erase/Write cycles [Pashley89]	100	105	10 ³ -10 ⁵













	PLA 🗖
	 Still useful for random combinational logic Standard cell ASIC tools may be replacing them They can generate dense AND-OR circuits









Field Programmable Gate Arrays Array of P-type and N-type transistors Sources and drains connected to Power and ground Metal Map gate structures to sea of gates Less expensive – only modify metal masks