	Memory							
B	RWM		NVRWM	ROM				
E	Random Access	Non-Random Access	EPROM E ² PROM	Mask-Programmed Programmable (PROM)				
	SRAM DRAM	FIFO LIFO Shift Register CAM	FLASH					















	ł	HM6264	Interfa	ice
		HM6264BLP/	BLSP/BLFP Series	
		$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	28 V _{cc} 27 WE 26 CS2 25 A8 24 A9 23 A11 22 OE 21 A10 20 CS1 19 I/08 18 I/07 17 I/06 16 I/05 15 I/04	
		(To	op view)	
	Pin Description	n		
	Pin name	Function	Pin name	Function
	A0 to A12	Address input	WE	Write enable
	I/O1 to I/O8	Data input/output	OE	Output enable
	CS1	Chip select 1	NC	No connection
	CS2	Chip select 2	V _{cc}	Power supply
			V _{ss}	Ground

Function Table								
Func WE	ction .	CS2	ŌE	Mode	V _{cc} current	I/O pin	Ref. cycle	
×	Н	×	×	Not selected (power down)	I _{SB} , I _{SB1}	High-Z		
×	×	L	×	Not selected (power down)	I _{SB} , I _{SB1}	High-Z	_	
Н	L	Н	Н	Output disable	I _{cc}	High-Z	_	
Н	L	Н	L	Read	I _{cc}	Dout	Read cycle (1)–(3	
L	L	Н	Н	Write	I _{cc}	Din	Write cycle (1)	
L	L	Н	L	Write	I _{cc}	Din	Write cycle (2)	

Timing									
			HM62	64B-8L	HM62	64B-10L			
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes	
Read cycle time		t _{RC}	85	—	100	—	ns		
Address access time		t _{AA}	_	85	_	100	ns		
Chip select access time	CS1	t _{co1}	_	85	_	100	ns		
	CS2	t _{co2}	_	85	_	100	ns		
Output enable to output valid		t _{oe}	_	45	_	50	ns		
Chip selection to output in low-Z		t _{LZ1}	10		10		ns	2	
	CS2	t _{LZ2}	10	—	10	_	ns	2	
Output enable to output in low-Z		t _{oLZ}	5	—	5	_	ns	2	
Chip deselection in to output in high-Z	CS1	t _{HZ1}	0	30	0	35	ns	1, 2	
	CS2	t _{HZ2}	0	30	0	35	ns	1, 2	
Output disable to output in high-Z		t _{онz}	0	30	0	35	ns	1, 2	
Output hold from address change		t _{он}	10	—	10	—	ns		









		HM62	64B-8L	HM62	64B-10L			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes	
Write cycle time	t _{wc}	85	—	100	—	ns		
Chip selection to end of write	t _{cw}	75	—	80	—	ns	2	
Address setup time	t _{AS}	0	_	0	_	ns	3	
Address valid to end of write	t _{AW}	75	—	80	—	ns		
Write pulse width	t _{wP}	55	—	60	_	ns	1, 6	
Write recovery time	t _{wR}	0	_	0	_	ns	4	
WE to output in high-Z	t _{wHz}	0	30	0	35	ns	5	
Data to write time overlap	t _{ow}	40	_	40	_	ns		
Data hold from write time	t _{DH}	0	_	0	_	ns		
Output active from end of write	t _{ow}	5	_	5	_	ns		
Output disable to output in high-Z	t _{onz}	0	30	0	35	ns	5	
Notes: 1. A write occurs during the overlap of a low CS1, and high CS2, and a high WE. A write begins at the latest transition among CS1 going low, CS2 going high and WE going low. A write ends at the earliest transition among CS1 going high CS2 going low and WE going high. Time t _{WP} is measured from the beginning of write to the end of write.								







	R/W Memories In General
	• STATIC (SRAM)
	Data stored as long as supply is applied Large (6 transistors/cell) Fast
	Differential
	• DYNAMIC (DRAM)
	Periodic refresh required Small (1-3 transistors/cell) Slower
	Single Ended

























































































































































ROM 🗖



























Realistic PROM Devices										
F		EPROM [Tomita91]	EEPROM [Terada89, Pashley89]	Flash EEPROM [Jinbo92]						
	Memory size	16 Mbit (0.6 μm)	1 Mbit (0.8 μm)	16 Mbit (0.6 μm)						
	Chip size	7.18 x 17.39 mm ²	11.8 x 7.7 mm ²	6.3 x 18.5 mm ²						
	Cell size	$3.8 \ \mu m^2$	$30 \ \mu m^2$	$3.4 \ \mu m^2$						
	Access time	62 nsec	120 nsec	58 nsec						
	Erasure time	minutes	N.A.	4 sec						
F	Programming time/word	5 μsec	8 msec/word, 4 sec /chip	5 µsec						
	Erase/Write cycles [Pashley89]	100	10 ⁵	10 ³ -10 ⁵						



















