

INTERNATIONAL
SIXTH EDITION

Microelectronic Circuits

Adel S. Sedra

University of Waterloo

Kenneth C. Smith

University of Toronto

New York Oxford
OXFORD UNIVERSITY PRESS
2011

CONTENTS

Preface xix

PART I DEVICES AND BASIC CIRCUITS

1 Electronics and Semiconductors 2

- Introduction 3
- 1.1 Signals 4
- 1.2 Frequency Spectrum of Signals 7
- 1.3 Analog and Digital Signals 10
- 1.4 Amplifiers 13
 - 1.4.1 Signal Amplification 13
 - 1.4.2 Amplifier Circuit Symbol 14
 - 1.4.3 Voltage Gain 14
 - 1.4.4 Power Gain and Current Gain 15
 - 1.4.5 Expressing Gain in Decibels 15
 - 1.4.6 The Amplifier Power Supplies 16
 - 1.4.7 Amplifier Saturation 18
 - 1.4.8 Symbol Convention 18
- 1.5 Circuit Models for Amplifiers 20
 - 1.5.1 Voltage Amplifiers 20
 - 1.5.2 Cascaded Amplifiers 22
 - 1.5.3 Other Amplifier Types 24
 - 1.5.4 Relationships Between the Four Amplifier Models 25
 - 1.5.5 Determining R_i and R_o 26
 - 1.5.6 Unilateral Models 26
- 1.6 Frequency Response of Amplifiers 29
 - 1.6.1 Measuring the Amplifier Frequency Response 29
 - 1.6.2 Amplifier Bandwidth 30
 - 1.6.3 Evaluating the Frequency Response of Amplifiers 30
 - 1.6.4 Single-Time-Constant Networks 31
 - 1.6.5 Classification of Amplifiers Based on Frequency Response 36
- 1.7 Intrinsic Semiconductors 39
- 1.8 Doped Semiconductors 41

- 1.9 Current Flow in Semiconductors 45
 - 1.9.1 Drift Current 45
 - 1.9.2 Diffusion Current 48
 - 1.9.3 Relationship Between D and μ 51
- 1.10 The pn Junction with Open-Circuit Terminals (Equilibrium) 51
 - 1.10.1 Physical Structure 51
 - 1.10.2 Operation with Open-Circuit Terminals 52
- 1.11 The pn Junction with Applied Voltage 58
 - 1.11.1 Qualitative Description of Junction Operation 58
 - 1.11.2 The Current–Voltage Relationship of the Junction 60
 - 1.11.3 Reverse Breakdown 65
- 1.12 Capacitive Effects in the pn Junction 67
 - 1.12.1 Depletion or Junction Capacitance 67
 - 1.12.2 Diffusion Capacitance 69
- Summary 71
- Problems 74

2 Operational Amplifiers 84

- Introduction 85
- 2.1 The Ideal Op Amp 86
 - 2.1.1 The Op-Amp Terminals 86
 - 2.1.2 Function and Characteristics of the Ideal Op Amp 87
 - 2.1.3 Differential and Common-Mode Signals 89
- 2.2 The Inverting Configuration 90
 - 2.2.1 The Closed-Loop Gain 91
 - 2.2.2 Effect of Finite Open-Loop Gain 93
 - 2.2.3 Input and Output Resistances 94
 - 2.2.4 An Important Application: The Weighted Summer 97
- 2.3 The Noninverting Configuration 99
 - 2.3.1 The Closed-Loop Gain 99
 - 2.3.2 Effect of Finite Open-Loop Gain 101

- 2.3.3 Input and Output Resistance 101
- 2.3.4 The Voltage Follower 101
- 2.4 Difference Amplifiers 103
 - 2.4.1 A Single Op-Amp Difference Amplifier 104
 - 2.4.2 A Superior Circuit: The Instrumentation Amplifier 108
- 2.5 Integrators and Differentiators 112
 - 2.5.1 The Inverting Configuration with General Impedances 112
 - 2.5.2 The Inverting Integrator 114
 - 2.5.3 The Op-Amp Differentiator 119
- 2.6 DC Imperfections 120
 - 2.6.1 Offset Voltage 121
 - 2.6.2 Input Bias and Offset Currents 125
 - 2.6.3 Effect of V_{OS} and I_{OS} on the Operation of the Inverting Integrator 128
- 2.7 Effect of Finite Open-Loop Gain and Bandwidth on Circuit Performance 129
 - 2.7.1 Frequency Dependence of the Open-Loop Gain 129
 - 2.7.2 Frequency Response of Closed-Loop Amplifiers 131
- 2.8 Large-Signal Operation of Op Amps 134
 - 2.8.1 Output Voltage Saturation 134
 - 2.8.2 Output Current Limits 134
 - 2.8.3 Slew Rate 136
 - 2.8.4 Full-Power Bandwidth 138
- Summary 139
- Problems 140

3 Diodes 154

- Introduction 155
- 3.1 The Ideal Diode 156
 - 3.1.1 Current–Voltage Characteristic 156
 - 3.1.2 A Simple Application: The Rectifier 157
 - 3.1.3 Another Application: Diode Logic Gates 160
- 3.2 Terminal Characteristics of Junction Diodes 163
 - 3.2.1 The Forward-Bias Region 165
 - 3.2.2 The Reverse-Bias Region 168
 - 3.2.3 The Breakdown Region 168
- 3.3 Modeling the Diode Forward Characteristic 169
 - 3.3.1 The Exponential Model 169
 - 3.3.2 Graphical Analysis Using the Exponential Model 170

- 3.3.3 Iterative Analysis Using the Exponential Model 170
- 3.3.4 The Need for Rapid Analysis 171
- 3.3.5 The Constant-Voltage-Drop Model 171
- 3.3.6 The Ideal-Diode Model 173
- 3.3.7 The Small-Signal Model 174
- 3.3.8 Use of the Diode Forward Drop in Voltage Regulation 177
- 3.4 Operation in the Reverse Breakdown Region—Zener Diodes 179
 - 3.4.1 Specifying and Modeling the Zener Diode 180
 - 3.4.2 Use of the Zener as a Shunt Regulator 181
 - 3.4.3 Temperature Effects 184
 - 3.4.4 A Final Remark 184
- 3.5 Rectifier Circuits 184
 - 3.5.1 The Half-Wave Rectifier 185
 - 3.5.2 The Full-Wave Rectifier 187
 - 3.5.3 The Bridge Rectifier 189
 - 3.5.4 The Rectifier with a Filter Capacitor—The Peak Rectifier 190
 - 3.5.5 Precision Half-Wave Rectifier—The Superdiode 196
- 3.6 Limiting and Clamping Circuits 197
 - 3.6.1 Limiter Circuits 197
 - 3.6.2 The Clamped Capacitor or DC Restorer 200
 - 3.6.3 The Voltage Doubler 202
- 3.7 Special Diode Types 203
 - 3.7.1 The Schottky-Barrier Diode (SBD) 203
 - 3.7.2 Varactors 204
 - 3.7.3 Photodiodes 204
 - 3.7.4 Light-Emitting Diodes (LEDs) 204
- Summary 205
- Problems 206

4 Bipolar Junction Transistors (BJTs) 218

- Introduction 219
- 4.1 Device Structure and Physical Operation 220
 - 4.1.1 Simplified Structure and Modes of Operation 220
 - 4.1.2 Operation of the *npn* Transistor in the Active Mode 221
 - 4.1.3 Structure of Actual Transistors 229

- 4.1.4 Operation in the Saturation Mode 230
 - 4.1.5 The *npn* Transistor 232
 - 4.2 Current–Voltage Characteristics 233
 - 4.2.1 Circuit Symbols and Conventions 233
 - 4.2.2 Graphical Representation of Transistor Characteristics 238
 - 4.2.3 Dependence of i_C on the Collector Voltage—The Early Effect 239
 - 4.2.4 An Alternative Form of the Common-Emitter Characteristics 242
 - 4.3 BJT Circuits at DC 246
 - 4.4 Applying the BJT in Amplifier Design 264
 - 4.4.1 Obtaining a Voltage Amplifier 264
 - 4.4.2 The Voltage Transfer Characteristic (VTC) 265
 - 4.4.3 Biasing the BJT to Obtain Linear Amplification 265
 - 4.4.4 The Small-Signal Voltage Gain 267
 - 4.4.5 Determining the VTC by Graphical Analysis 269
 - 4.4.6 Locating the Bias Point Q 270
 - 4.5 Small-Signal Operation and Models 271
 - 4.5.1 The Collector Current and the Transconductance 272
 - 4.5.2 The Base Current and the Input Resistance at the Base 274
 - 4.5.3 The Emitter Current and the Input Resistance at the Emitter 275
 - 4.5.4 Voltage Gain 276
 - 4.5.5 Separating the Signal and the DC Quantities 277
 - 4.5.6 The Hybrid- π Model 278
 - 4.5.7 The T Model 279
 - 4.5.8 Small-Signal Models of the *npn* Transistor 280
 - 4.5.9 Application of the Small-Signal Equivalent Circuits 280
 - 4.5.10 Performing Small-Signal Analysis Directly on the Circuit Diagram 287
 - 4.5.11 Augmenting the Small-Signal Model to Account for the Early Effect 288
 - 4.5.12 Summary 290
 - 4.6 Basic BJT Amplifier Configurations 290
 - 4.6.1 The Three Basic Configurations 292
 - 4.6.2 Characterizing Amplifiers 293
 - 4.6.3 The Common-Emitter (CE) Amplifier 295
 - 4.6.4 The Common-Emitter Amplifier with an Emitter Resistance 300
 - 4.6.5 The Common-Base (CB) Amplifier 304
 - 4.6.6 The Common-Collector Amplifier or Emitter Follower 306
 - 4.6.7 Summary and Comparisons 313
 - 4.7 Biasing in BJT Amplifier Circuits 314
 - 4.7.1 The Classical Discrete-Circuit Biasing Arrangement 315
 - 4.7.2 A Two-Power-Supply Version of the Classical Bias Arrangement 318
 - 4.7.3 Biasing Using a Collector-to-Base Feedback Resistor 319
 - 4.7.4 Biasing Using a Constant-Current Source 320
 - 4.8 Discrete-Circuit BJT Amplifiers 321
 - 4.8.1 The Basic Structure 321
 - 4.8.2 The Common-Emitter (CE) Amplifier 323
 - 4.8.3 The Common-Emitter Amplifier with an Emitter Resistance 325
 - 4.8.4 The Common-Base (CB) Amplifier 327
 - 4.8.5 The Emitter Follower 328
 - 4.8.6 The Amplifier Frequency Response 329
 - 4.9 Transistor Breakdown and Temperature Effects 331
 - 4.9.1 Transistor Breakdown 331
 - 4.9.2 Dependence of β on I_C and Temperature 332
 - Summary 333
 - Problems 334
- ## 5 MOS Field-Effect Transistors (MOSFETs) 354
- Introduction 355
 - 5.1 Device Structure and Physical Operation 356
 - 5.1.1 Device Structure 356
 - 5.1.2 Operation with Zero Gate Voltage 358
 - 5.1.3 Creating a Channel for Current Flow 358
 - 5.1.4 Applying a Small v_{DS} 360
 - 5.1.5 Operation as v_{DS} Is Increased 363
 - 5.1.6 Operation for $v_{DS} \geq v_{OV}$ 366
 - 5.1.7 The *p*-Channel MOSFET 368
 - 5.1.8 Complementary MOS or CMOS 370

- 5.1.9 Operating the MOS Transistor in the Subthreshold Region 370
- 5.2 Current–Voltage Characteristics 371
 - 5.2.1 Circuit Symbol 371
 - 5.2.2 The i_D – v_{DS} Characteristics 372
 - 5.2.3 The i_D – v_{GS} Characteristic 374
 - 5.2.4 Finite Output Resistance in Saturation 377
 - 5.2.5 Characteristics of the p -Channel MOSFET 380
- 5.3 MOSFET Circuits at DC 382
- 5.4 Applying the MOSFET in Amplifier Design 392
 - 5.4.1 Obtaining a Voltage Amplifier 392
 - 5.4.2 The Voltage Transfer Characteristic (VTC) 392
 - 5.4.3 Biasing the MOSFET to Obtain Linear Amplification 393
 - 5.4.4 The Small-Signal Voltage Gain 394
 - 5.4.5 Determining the VTC by Graphical Analysis 398
 - 5.4.6 Locating the Bias Point Q 399
- 5.5 Small-Signal Operation and Models 400
 - 5.5.1 The DC Bias Point 400
 - 5.5.2 The Signal Current in the Drain Terminal 401
 - 5.5.3 The Voltage Gain 403
 - 5.5.4 Separating the DC Analysis and the Signal Analysis 403
 - 5.5.5 Small-Signal Equivalent Circuit Models 404
 - 5.5.6 The Transconductance g_m 406
 - 5.5.7 The T Equivalent Circuit Model 411
 - 5.5.8 Summary 414
- 5.6 Basic MOSFET Amplifier Configurations 415
 - 5.6.1 The Three Basic Configurations 416
 - 5.6.2 Characterizing Amplifiers 417
 - 5.6.3 The Common-Source (CS) Configuration 418
 - 5.6.4 The Common-Source Amplifier with a Source Resistance 421
 - 5.6.5 The Common-Gate (CG) Amplifier 424
 - 5.6.6 The Common-Drain Amplifier or Source Follower 426
 - 5.6.7 Summary and Comparisons 429
- 5.7 Biasing in MOS Amplifier Circuits 430
 - 5.7.1 Biasing by Fixing V_{GS} 431
 - 5.7.2 Biasing by Fixing V_G and Connecting a Resistance in the Source 432
 - 5.7.3 Biasing Using a Drain-to-Gate Feedback Resistor 435
 - 5.7.4 Biasing Using a Constant-Current Source 436
 - 5.7.5 A Final Remark 438
- 5.8 Discrete-Circuit MOS Amplifiers 438
 - 5.8.1 The Basic Structure 438
 - 5.8.2 The Common-Source (CS) Amplifier 440
 - 5.8.3 The Common-Source Amplifier with a Source Resistance 442
 - 5.8.4 The Common-Gate (CG) Amplifier 442
 - 5.8.5 The Source Follower 445
 - 5.8.6 The Amplifier Bandwidth 446
- 5.9 The Body Effect and Other Topics 447
 - 5.9.1 The Role of the Substrate—The Body Effect 447
 - 5.9.2 Modeling the Body Effect 448
 - 5.9.3 Temperature Effects 449
 - 5.9.4 Breakdown and Input Protection 449
 - 5.9.5 Velocity Saturation 450
 - 5.9.6 The Depletion-Type MOSFET 450
- Summary 452
- Problems 453

PART II INTEGRATED-CIRCUIT AMPLIFIERS

6 Building Blocks of Integrated-Circuit Amplifiers 468

- Introduction 469
- 6.1 IC Design Philosophy 470
- 6.2 The Basic Gain Cell 471
 - 6.2.1 The CS and CE Amplifiers with Current-Source Loads 471
 - 6.2.2 The Intrinsic Gain 472
 - 6.2.3 Effect of the Output Resistance of the Current-Source Load 475
 - 6.2.4 Increasing the Gain of the Basic Cell 481
- 6.3 The Cascode Amplifier 482
 - 6.3.1 Cascoding 482
 - 6.3.2 The MOS Cascode 483
 - 6.3.3 Distribution of Voltage Gain in a Cascode Amplifier 490
 - 6.3.4 The Output Resistance of a Source-Degenerated CS Amplifier 493
 - 6.3.5 Double Cascoding 494

- 6.3.6 The Folded Cascode 495
- 6.3.7 The BJT Cascode 496
- 6.3.8 The Output Resistance of an Emitter-Degenerated CE Amplifier 500
- 6.3.9 BiCMOS Cascodes 501
- 6.4 IC Biasing—Current Sources, Current Mirrors, and Current-Steering Circuits 502
 - 6.4.1 The Basic MOSFET Current Source 503
 - 6.4.2 MOS Current-Steering Circuits 506
 - 6.4.3 BJT Circuits 508
- 6.5 Current-Mirror Circuits with Improved Performance 513
 - 6.5.1 Cascode MOS Mirrors 514
 - 6.5.2 A Bipolar Mirror with Base-Current Compensation 515
 - 6.5.3 The Wilson Current Mirror 515
 - 6.5.4 The Wilson MOS Mirror 518
 - 6.5.5 The Widlar Current Source 519
- 6.6 Some Useful Transistor Pairings 522
 - 6.6.1 The CC-CE, CD-CS, and CD-CE Configurations 522
 - 6.6.2 The Darlington Configuration 525
 - 6.6.3 The CC-CB and CD-CG Configurations 526
- Summary 529

Appendix 6.A Comparison of the MOSFET and BJT 530

- 6.A.1 Typical Values of IC MOSFET Parameters 530
- 6.A.2 Typical Values of IC BJT Parameters 532
- 6.A.3 Comparison of Important Characteristics 533
- 6.A.4 Combining MOS and Bipolar Transistors: BiCMOS Circuits 544
- 6.A.5 Validity of the Square-Law MOSFET Model 545
- Problems 545

7 Differential and Multistage Amplifiers 558

- Introduction 559
- 7.1 The MOS Differential Pair 560
 - 7.1.1 Operation with a Common-Mode Input Voltage 561
 - 7.1.2 Operation with a Differential Input Voltage 565

- 7.1.3 Large-Signal Operation 566
- 7.2 Small-Signal Operation of the MOS Differential Pair 571
 - 7.2.1 Differential Gain 571
 - 7.2.2 The Differential Half-Circuit 573
 - 7.2.3 The Differential Amplifier with Current-Source Loads 575
 - 7.2.4 Cascode Differential Amplifier 576
 - 7.2.5 Common-Mode Gain and Common-Mode Rejection Ratio (CMRR) 577
- 7.3 The BJT Differential Pair 584
 - 7.3.1 Basic Operation 585
 - 7.3.2 Input Common-Mode Range 587
 - 7.3.3 Large-Signal Operation 588
 - 7.3.4 Small-Signal Operation 590
 - 7.3.5 Common-Mode Gain and CMRR 596
- 7.4 Other Nonideal Characteristics of the Differential Amplifier 601
 - 7.4.1 Input Offset Voltage of the MOS Differential Pair 601
 - 7.4.2 Input Offset Voltage of the Bipolar Differential Amplifier 604
 - 7.4.3 Input Bias and Offset Currents of the Bipolar Differential Amplifier 606
 - 7.4.4 A Concluding Remark 607
- 7.5 The Differential Amplifier with Active Load 607
 - 7.5.1 Differential to Single-Ended Conversion 608
 - 7.5.2 The Active-Loaded MOS Differential Pair 609
 - 7.5.3 Differential Gain of the Active-Loaded MOS Pair 610
 - 7.5.4 Common-Mode Gain and CMRR 613
 - 7.5.5 The Bipolar Differential Pair with Active Load 616
- 7.6 Multistage Amplifiers 623
 - 7.6.1 A Two-Stage CMOS Op Amp 623
 - 7.6.2 A Bipolar Op Amp 629
- Summary 638
- Problems 639

8 Frequency Response 656

- Introduction 657
- 8.1 Low-Frequency Response of the Common-Source and Common Emitter Amplifiers 659
 - 8.1.1 The CS Amplifier 659
 - 8.1.2 The CE Amplifier 664

- 8.2 Internal Capacitive Effects and the High-Frequency Model of the MOSFET and the BJT 671
 - 8.2.1 The MOSFET 671
 - 8.2.2 The BJT 676
 - 8.3 High-Frequency Response of the CS and CE Amplifiers 681
 - 8.3.1 The Common-Source Amplifier 682
 - 8.3.2 The Common-Emitter Amplifier 687
 - 8.4 Useful Tools for the Analysis of the High-Frequency Response of Amplifiers 691
 - 8.4.1 The High-Frequency Gain Function 691
 - 8.4.2 Determining the 3-dB Frequency f_H 691
 - 8.4.3 Using Open-Circuit Time Constants for the Approximate Determination of f_H 694
 - 8.4.4 Miller's Theorem 697
 - 8.5 A Closer Look at the High-Frequency Response of the CS and CE Amplifiers 701
 - 8.5.1 The Equivalent Circuit 701
 - 8.5.2 Analysis Using Miller's Theorem 702
 - 8.5.3 Analysis Using Open-Circuit Time Constants 705
 - 8.5.4 Exact Analysis 707
 - 8.5.5 Adapting the Formulas for the Case of the CE Amplifier 711
 - 8.5.6 The Situation when R_{sig} is Low 712
 - 8.6 High-Frequency Response of the CG and Cascode Amplifiers 716
 - 8.6.1 High-Frequency Response of the CG Amplifier 716
 - 8.6.2 High-Frequency Response of the MOS Cascode Amplifier 720
 - 8.6.3 High-Frequency Response of the Bipolar Cascode Amplifier 725
 - 8.7 High-Frequency Response of the Source and Emitter Followers 726
 - 8.7.1 The Source Follower 726
 - 8.7.2 The Emitter Follower 728
 - 8.8 High-Frequency Response of Differential Amplifiers 730
 - 8.8.1 Analysis of the Resistively Loaded MOS Amplifier 730
 - 8.8.2 Analysis of the Active-Loaded MOS Amplifier 735
 - 8.9 Other Wideband Amplifier Configurations 740
 - 8.9.1 Obtaining Wideband Amplification by Source and Emitter Degeneration 740
 - 8.9.2 The CD-CS, CC-CE and CD-CE Configurations 743
 - 8.9.3 The CC-CB and CD-CG Configurations 747
 - 8.10 Multistage Amplifier Examples 749
 - 8.10.1 Frequency Response of the Two-Stage CMOS Op Amp 750
 - 8.10.2 Frequency Response of the Bipolar Op Amp of Section 7.6.2. 753
- Summary 754
Problems 755
- ## 9 Feedback 770
- Introduction 771
 - 9.1 The General Feedback Structure 772
 - 9.2 Some Properties of Negative Feedback 777
 - 9.2.1 Gain Desensitivity 777
 - 9.2.2 Bandwidth Extension 778
 - 9.2.3 Interference Reduction 779
 - 9.2.4 Reduction in Nonlinear Distortion 781
 - 9.3 The Four Basic Feedback Topologies 782
 - 9.3.1 Voltage Amplifiers 782
 - 9.3.2 Current Amplifiers 784
 - 9.3.3 Transconductance Amplifiers 787
 - 9.3.4 Transresistance Amplifiers 789
 - 9.3.5 A Concluding Remark 790
 - 9.4 The Feedback Voltage-Amplifier (Series-Shunt) 791
 - 9.4.1 The Ideal Case 791
 - 9.4.2 The Practical Case 793
 - 9.4.3 Summary 795
 - 9.5 The Feedback Transconductance-Amplifier (Series-Series) 802
 - 9.5.1 The Ideal Case 802
 - 9.5.2 The Practical Case 804
 - 9.5.3 An Important Note 804
 - 9.6 The Feedback Transresistance-Amplifier (Shunt-Shunt) 814
 - 9.6.1 The Ideal Case 814
 - 9.6.2 The Practical Case 816
 - 9.6.3 Summary 823
 - 9.7 The Feedback Current-Amplifier (Shunt-Series) 823
 - 9.7.1 The Ideal Case 823
 - 9.7.2 The Practical Case 824

- 9.8 Summary of the Feedback Analysis Method 831
- 9.9 Determining the Loop Gain 831
 - 9.9.1 An Alternative Approach for Finding $A\beta$ 833
 - 9.9.2 Equivalence of Circuits from a Feedback-Loop Point of View 834
- 9.10 The Stability Problem 836
 - 9.10.1 The Transfer Function of the Feedback Amplifier 836
 - 9.10.2 The Nyquist Plot 837
- 9.11 Effect of Feedback on the Amplifier Poles 838
 - 9.11.1 Stability and Pole Location 839
 - 9.11.2 Poles of the Feedback Amplifier 840
 - 9.11.3 Amplifier with a Single-Pole Response 840
 - 9.11.4 Amplifier with a Two-Pole Response 841
 - 9.11.5 Amplifier with Three or More Poles 845
- 9.12 Stability Study Using Bode Plots 847
 - 9.12.1 Gain and Phase Margins 847
 - 9.12.2 Effect of Phase Margin on Closed-Loop Response 848
 - 9.12.3 An Alternative Approach for Investigating Stability 849
- 9.13 Frequency Compensation 852
 - 9.13.1 Theory 852
 - 9.13.2 Implementation 853
 - 9.13.3 Miller Compensation and Pole Splitting 854
- Summary 858
- Problems 858
- 10.1.5 Frequency Response 881
- 10.1.6 Slew Rate 884
- 10.1.7 Power-Supply Rejection Ratio (PSRR) 886
- 10.1.8 Design Trade-offs 887
- 10.2 The Folded Cascode CMOS Op Amp 891
 - 10.2.1 The Circuit 891
 - 10.2.2 Input Common-Mode Range and Output Swing 893
 - 10.2.3 Voltage Gain 894
 - 10.2.4 Frequency Response 896
 - 10.2.5 Slew Rate 897
 - 10.2.6 Increasing the Input Common-Mode Range: Rail-to-Rail Input Operation 899
 - 10.2.7 Increasing the Output Voltage Range: The Wide-Swing Current Mirror 900
- 10.3 The 741 Op-Amp Circuit 902
 - 10.3.1 Bias Circuit 902
 - 10.3.2 Short-Circuit Protection Circuitry 904
 - 10.3.3 The Input Stage 904
 - 10.3.4 The Second Stage 904
 - 10.3.5 The Output Stage 905
 - 10.3.6 Device Parameters 905
- 10.4 DC Analysis of the 741 906
 - 10.4.1 Reference Bias Current 907
 - 10.4.2 Input-Stage Bias 907
 - 10.4.3 Input Bias and Offset Currents 910
 - 10.4.4 Input Offset Voltage 910
 - 10.4.5 Input Common-Mode Range 910
 - 10.4.6 Second-Stage Bias 911
 - 10.4.7 Output-Stage Bias 911
 - 10.4.8 Summary 912
- 10.5 Small-Signal Analysis of the 741 913
 - 10.5.1 The Input Stage 913
 - 10.5.2 The Second Stage 919
 - 10.5.3 The Output Stage 922
- 10.6 Gain, Frequency Response, and Slew Rate of the 741 926
 - 10.6.1 Small-Signal Gain 926
 - 10.6.2 Frequency Response 927
 - 10.6.3 A Simplified Model 928
 - 10.6.4 Slew Rate 929
 - 10.6.5 Relationship Between f_i and SR 930
- 10.7 Modern Techniques for the Design of BJT Op Amps 931
 - 10.7.1 Special Performance Requirements 931

PART III ANALOG INTEGRATED CIRCUITS

10 Operational Amplifier Circuits 874

- Introduction 875
- 10.1 The Two Stage CMOS Op Amp 876
 - 10.1.1 The Circuit 877
 - 10.1.2 Input Common-Mode Range and Output Swing 877
 - 10.1.3 Voltage Gain 878
 - 10.1.4 Common-Mode Rejection Ratio (CMRR) 881

- 10.7.2 Bias Design 933
- 10.7.3 Design of Input Stage to Obtain Rail-to-Rail V_{ICM} 935
- 10.7.4 Common-Mode Feedback to Control the DC Voltage at the Output of the Input Stage 941
- 10.7.5 Output-Stage Design for Near Rail-to-Rail Output Swing 945
- Summary 950
- Problems 951

11 Filters and Tuned Amplifiers 958

- Introduction 959
- 11.1 Filter Transmission, Types, and Specification 960
 - 11.1.1 Filter Transmission 960
 - 11.1.2 Filter Types 961
 - 11.1.3 Filter Specification 961
- 11.2 The Filter Transfer Function 964
- 11.3 Butterworth and Chebyshev Filters 967
 - 11.3.1 The Butterworth Filter 967
 - 11.3.2 The Chebyshev Filter 971
- 11.4 First-Order and Second-Order Filter Functions 974
 - 11.4.1 First-Order Filters 975
 - 11.4.2 Second-Order Filter Functions 975
- 11.5 The Second-Order LCR Resonator 983
 - 11.5.1 The Resonator Natural Modes 983
 - 11.5.2 Realization of Transmission Zeros 984
 - 11.5.3 Realization of the Low-Pass Function 984
 - 11.5.4 Realization of the High-Pass Function 986
 - 11.5.5 Realization of the Bandpass Function 986
 - 11.5.6 Realization of the Notch Functions 986
 - 11.5.7 Realization of the All-Pass Function 988
- 11.6 Second-Order Active Filters Based on Inductor Replacement 989
 - 11.6.1 The Antoniou Inductance-Simulation Circuit 989
 - 11.6.2 The Op Amp-RC Resonator 990
 - 11.6.3 Realization of the Various Filter Types 992
 - 11.6.4 The All-Pass Circuit 993
- 11.7 Second-Order Active Filters Based on the Two-Integrator-Loop Topology 997

- 11.7.1 Derivation of the Two-Integrator-Loop Biquad 997
- 11.7.2 Circuit Implementation 999
- 11.7.3 An Alternative Two-Integrator-Loop Biquad Circuit 1001
- 11.7.4 Final Remarks 1002
- 11.8 Single-Amplifier Biquadratic Active Filters 1003
 - 11.8.1 Synthesis of the Feedback Loop 1003
 - 11.8.2 Injecting the Input Signal 1006
 - 11.8.3 Generation of Equivalent Feedback Loops 1008
- 11.9 Sensitivity 1011
 - 11.9.1 A Concluding Remark 1013
- 11.10 Switched-Capacitor Filters 1014
 - 11.10.1 The Basic Principle 1014
 - 11.10.2 Practical Circuits 1016
 - 11.10.3 A Final Remark 1019
- 11.11 Tuned Amplifiers 1019
 - 11.11.1 The Basic Principle 1019
 - 11.11.2 Inductor Losses 1021
 - 11.11.3 Use of Transformers 1023
 - 11.11.4 Amplifiers with Multiple Tuned Circuits 1024
 - 11.11.5 The Cascode and the CC-CB Cascade 1025
 - 11.11.6 Synchronous Tuning 1025
 - 11.11.7 Stagger-Tuning 1027
- Summary 1031
- Problems 1032

12 Signal Generators and Waveform-Shaping Circuits 1038

- Introduction 1039
- 12.1 Basic Principles of Sinusoidal Oscillators 1040
 - 12.1.1 The Oscillator Feedback Loop 1040
 - 12.1.2 The Oscillation Criterion 1041
 - 12.1.3 Nonlinear Amplitude Control 1043
 - 12.1.4 A Popular Limiter Circuit for Amplitude Control 1043
- 12.2 Op-Amp-RC Oscillator Circuits 1046
 - 12.2.1 The Wien-Bridge Oscillator 1046
 - 12.2.2 The Phase-Shift Oscillator 1048
 - 12.2.3 The Quadrature Oscillator 1050
 - 12.2.4 The Active-Filter-Tuned Oscillator 1051
 - 12.2.5 A Final Remark 1053

- 12.3 LC and Crystal Oscillators 1053
 - 12.3.1 LC-Tuned Oscillators 1053
 - 12.3.2 Crystal Oscillators 1057
 - 12.4 Bistable Multivibrators 1059
 - 12.4.1 The Feedback Loop 1059
 - 12.4.2 Transfer Characteristics of the Bistable Circuit 1060
 - 12.4.3 Triggering the Bistable Circuit 1062
 - 12.4.4 The Bistable Circuit as a Memory Element 1062
 - 12.4.5 A Bistable Circuit with Noninverting Transfer Characteristics 1063
 - 12.4.6 Application of the Bistable Circuit as a Comparator 1064
 - 12.4.7 Making the Output Levels More Precise 1065
 - 12.5 Generation of Square and Triangular Waveforms Using Astable Multivibrators 1067
 - 12.5.1 Operation of the Astable Multivibrator 1067
 - 12.5.2 Generation of Triangular Waveforms 1070
 - 12.6 Generation of a Standardized Pulse—The Monostable Multivibrator 1071
 - 12.7 Integrated-Circuit Timers 1073
 - 12.7.1 The 555 Circuit 1073
 - 12.7.2 Implementing a Monostable Multivibrator Using the 555 IC 1074
 - 12.7.3 An Astable Multivibrator Using the 555 IC 1076
 - 12.8 Nonlinear Waveform-Shaping Circuits 1078
 - 12.8.1 The Breakpoint Method 1079
 - 12.8.2 The Nonlinear-Amplification Method 1081
 - 12.9 Precision Rectifier Circuits 1082
 - 12.9.1 Precision Half-Wave Rectifier—The “Superdiode” 1082
 - 12.9.2 An Alternative Circuit 1083
 - 12.9.3 An Application: Measuring AC Voltages 1084
 - 12.9.4 Precision Full-Wave Rectifier 1086
 - 12.9.5 A Precision Bridge Rectifier for Instrumentation Applications 1088
 - 12.9.6 Precision Peak Rectifiers 1089
 - 12.9.7 A Buffered Precision Peak Detector 1089
 - 12.9.8 A Precision Clamping Circuit 1090
 - Summary 1090
 - Problems 1091
- ## 13 Output Stages and Power Amplifiers 1100
- Introduction 1101
 - 13.1 Classification of Output Stages 1102
 - 13.2 Class A Output Stage 1103
 - 13.2.1 Transfer Characteristic 1103
 - 13.2.2 Signal Waveforms 1105
 - 13.2.3 Power Dissipation 1105
 - 13.2.4 Power Conversion Efficiency 1107
 - 13.3 Class B Output Stage 1108
 - 13.3.1 Circuit Operation 1108
 - 13.3.2 Transfer Characteristic 1109
 - 13.3.3 Power-Conversion Efficiency 1110
 - 13.3.4 Power Dissipation 1111
 - 13.3.5 Reducing Crossover Distortion 1113
 - 13.3.6 Single-Supply Operation 1114
 - 13.4 Class AB Output Stage 1114
 - 13.4.1 Circuit Operation 1114
 - 13.4.2 Output Resistance 1116
 - 13.5 Biasing the Class AB Circuit 1119
 - 13.5.1 Biasing Using Diodes 1119
 - 13.5.2 Biasing Using the V_{BE} Multiplier 1121
 - 13.6 CMOS Class AB Output Stages 1123
 - 13.6.1 The Classical Configuration 1123
 - 13.6.2 An Alternative Circuit Utilizing Common-Source Transistors 1126
 - 13.7 Power BJTs 1133
 - 13.7.1 Junction Temperature 1134
 - 13.7.2 Thermal Resistance 1134
 - 13.7.3 Power Dissipation Versus Temperature 1134
 - 13.7.4 Transistor Case and Heat Sink 1136
 - 13.7.5 The BJT Safe Operating Area 1139
 - 13.7.6 Parameter Values of Power Transistors 1140
 - 13.8 Variations on the Class AB Configuration 1140
 - 13.8.1 Use of Input Emitter Followers 1141
 - 13.8.2 Use of Compound Devices 1142
 - 13.8.3 Short-Circuit Protection 1144
 - 13.8.4 Thermal Shutdown 1145

- 13.9 IC Power Amplifiers 1145
 - 13.9.1 A Fixed-Gain IC Power Amplifier 1146
 - 13.9.2 Power Op Amps 1150
 - 13.9.3 The Bridge Amplifier 1150
- 13.10 MOS Power Transistors 1152
 - 13.10.1 Structure of the Power MOSFET 1152
 - 13.10.2 Characteristics of Power MOSFETs 1153
 - 13.10.3 Temperature Effects 1154
 - 13.10.4 Comparison with BJTs 1155
 - 13.10.5 A Class AB Output Stage Utilizing Power MOSFETs 1155
- Summary 1157
- Problems 1158

PART IV DIGITAL INTEGRATED CIRCUITS

14 CMOS Digital Logic Circuits 1164

- Introduction 1165
- 14.1 Digital Logic Inverters 1166
 - 14.1.1 Function of the Inverter 1166
 - 14.1.2 The Voltage Transfer Characteristic (VTC) 1166
 - 14.1.3 Noise Margins 1168
 - 14.1.4 The Ideal VTC 1170
 - 14.1.5 Inverter Implementation 1170
 - 14.1.6 Power Dissipation 1182
 - 14.1.7 Propagation Delay 1184
 - 14.1.8 Power-Delay and Energy-Delay Products 1188
 - 14.1.9 Silicon Area 1189
 - 14.1.10 Digital IC Technologies and Logic-Circuit Families 1190
 - 14.1.11 Styles for Digital-System Design 1192
 - 14.1.12 Design Abstraction and Computer Aids 1192
- 14.2 The CMOS Inverter 1193
 - 14.2.1 Circuit Operation 1193
 - 14.2.2 The Voltage-Transfer Characteristic 1196
 - 14.2.3 The Situation When Q_N and Q_P Are Not Matched 1198
- 14.3 Dynamic Operation of the CMOS Inverter 1202

- 14.3.1 Determining the Propagation Delay 1203
- 14.3.2 Determining the Equivalent Load Capacitance C 1208
- 14.3.3 Inverter Sizing 1211
- 14.3.4 Dynamic Power Dissipation 1213
- 14.4 CMOS Logic-Gate Circuits 1214
 - 14.4.1 Basic Structure 1214
 - 14.4.2 The Two-Input NOR Gate 1217
 - 14.4.3 The Two-Input NAND Gate 1218
 - 14.4.4 A Complex Gate 1219
 - 14.4.5 Obtaining the PUN from the PDN and Vice Versa 1219
 - 14.4.6 The Exclusive-OR Function 1219
 - 14.4.7 Summary of the Synthesis Method 1221
 - 14.4.8 Transistor Sizing 1221
 - 14.4.9 Effects of Fan-In and Fan-Out on Propagation Delay 1225
- 14.5 Implications of Technology Scaling: Issues in Deep-Submicron Design 1226
 - 14.5.1 Scaling Implications 1227
 - 14.5.2 Velocity Saturation 1228
 - 14.5.3 Subthreshold Conduction 1233
 - 14.5.4 Wiring—The Interconnect 1234
- Summary 1236
- Problems 1238

15 Advanced MOS and Bipolar Logic Circuits 1244

- Introduction 1245
- 15.1 Pseudo-NMOS Logic Circuits 1246
 - 15.1.1 The Pseudo-NMOS Inverter 1246
 - 15.1.2 Static Characteristics 1247
 - 15.1.3 Derivation of the VTC 1248
 - 15.1.4 Dynamic Operation 1251
 - 15.1.5 Design 1251
 - 15.1.6 Gate Circuits 1252
 - 15.1.7 Concluding Remarks 1252
- 15.2 Pass-Transistor Logic Circuits 1254
 - 15.2.1 An Essential Design Requirement 1255
 - 15.2.2 Operation with NMOS Transistors as Switches 1256
 - 15.2.3 Restoring the Value of V_{OH} to V_{DD} 1260
 - 15.2.4 The Use of CMOS Transmission Gates as Switches 1261
 - 15.2.5 Pass-Transistor Logic Circuit Examples 1266

15.2.6	A Final Remark	1268	16.3	Random-Access Memory (RAM) Cells	1319
15.3	Dynamic MOS Logic Circuits	1268	16.3.1	Static Memory (SRAM) Cell	1320
15.3.1	The Basic Principle	1269	16.3.2	Dynamic Memory (DRAM) Cell	1327
15.3.2	Nonideal Effects	1272	16.4	Sense Amplifiers and Address Decoders	1329
15.3.3	Domino CMOS Logic	1275	16.4.1	The Sense Amplifier	1329
15.3.4	Concluding Remarks	1277	16.4.2	The Row-Address Decoder	1337
15.4	Emitter-Coupled Logic (ECL)	1277	16.4.3	The Column-Address Decoder	1339
15.4.1	The Basic Principle	1277	16.4.4	Pulse-Generation Circuits	1340
15.4.2	ECL Families	1278	16.5	Read-Only Memory (ROM)	1342
15.4.3	The Basic Gate Circuit	1279	16.5.1	A MOS ROM	1342
15.4.4	Voltage-Transfer Characteristics	1282	16.5.2	Mask-Programmable ROMs	1344
15.4.5	Fan-Out	1287	16.5.3	Programmable ROMs (PROMs and EPROMs)	1345
15.4.6	Speed of Operation and Signal Transmission	1287	Summary		1348
15.4.7	Power Dissipation	1288	Problems		1349
15.4.8	Thermal Effects	1289	Appendixes 1352		
15.4.9	The Wired-OR Capability	1292	A	VLSI Fabrication Technology (by Wai Tung Ng) A-1 (on CD)	
15.4.10	Final Remarks	1292	B	SPICE Device Models and Design and Simulation Examples Using PSpice® and Multisim™ B-1 (on CD)	
15.5	BiCMOS Digital Circuits	1292	C	Two-Port Network Parameters C-1 (on CD)	
15.5.1	The BiCMOS Inverter	1293	D	Some Useful Network Theorems D-1 (on CD)	
15.5.2	Dynamic Operation	1295	E	Single-Time-Constant Circuits E-1 (on CD)	
15.5.3	BiCMOS Logic Gates	1295	F	s -Domain Analysis: Poles, Zeros, and Bode Plots F-1 (on CD)	
Summary		1297	G	Bibliography G-1 (on CD)	
Problems		1298	H	Standard Resistance Values and Unit Prefixes H-1	
16 Memory Circuits 1304			I	Answers to Selected Problems I-1	
Introduction		1305	Index IN-1		
16.1	Latches and Flip-Flops	1306			
16.1.1	The Latch	1306			
16.1.2	The SR Flip-Flop	1308			
16.1.3	CMOS Implementation of SR Flip-Flops	1309			
16.1.4	A Simpler CMOS Implementation of the Clocked SR Flip-Flop	1313			
16.1.5	D Flip-Flop Circuits	1314			
16.2	Semiconductor Memories: Types and Architectures	1316			
16.2.1	Memory-Chip Organization	1317			
16.2.2	Memory-Chip Timing	1319			