

# MIPS Input / Output MIPS Instructions

CS 64: Computer Organization and Design Logic Lecture #5 Winter 2020

> Ziad Matni, Ph.D. Dept. of Computer Science, UCSB



# Gauchos Vote








# Deadline is Feb 18<sup>th</sup>

This Week on "Didja Know Dat?!"



Small corrections to the programmed sequence could be done by patching over portions of the paper tape and re-punching the holes in that section.

Image courtesy of the Smithsonian Archives Center.

#### Lecture Outline

- Talking to the OS
  - Std I/O
  - Exiting
- General view of instructions in MIPS
- Operand Use
- •.data Directives and Basic Memory Use

Administrative Stuff

- How did Lab# 2 go?
  - Challenge level:
    - HARD vs. OK vs. EASY-PEASY

#### • Remember, our office hours! 😳

Class Time:	M W 5:00 PM - 6:15 PM		Location	n: PHELP 1260			
Instructor:	Ziad Matni		Email:	zmatni@cs.ucsb.edu			
Office Hours: Mondays 10:00 AM – 11:30 AM in SMSS 4409							
Lab Times: Thursdays 9 AM, 10 AM, and 11 AM in PHELP 3525							
TA Information:	Kunlong Liu	kunlongliu@ucsb	.edu	office hours: Tue. 3 – 5 PM, Trailer 936			
	Michael Christensen	mchristensen@uc	sb.edu	<i>office hours</i> : Tue. 10 AM – 12 PM, Trailer 936			
	Shu Yang (Reader)	shuyang1995@u	icsb.edu	no office hours.			
Class Main Website: https://ucsb-cs64.github.io/w20/							
Class Piazza Site: <u>https://piazza.com/ucsb/winter2020/cs64</u>							

### MIPS Reference Card

## CS64, Winter 2020

**Computer Organization and Digital Logic Design** 

#### **Prof. Ziad Matni**

#### **Course Information**

- Calendar
- Syllabus
- Demo code used in lecture
- Class grades are on Gauchospace
- List of Readings for Class
  - MIPS Reference Card PDF Link *Please have this with you in lectures!*
- MIPS Calling Convention

### Any Questions From Last Lecture?

### Printing an Integer using syscall

```
# Main program
li $t0, 5
li $t1, 7
add $t3, $t0, $t1
```

```
# Print the integer that's in $t3
# to std.output, so make $v0 = 1
li $v0, 1
move $a0, $t3
syscall
```

### What About *Getting* an Input (via Std In)?


```
# Get an integer value from user
# Make $v0 = 5
li $v0, 5
syscall
```

```
# Your new input int is now in $v0
# You can move it around and compute with it
move $t0, $v0
sll $t0, $t0, 2 # Multiply it by 4
add $t0, $t0, $t0 # Add it to itself... etc...
```

### Augmenting with Exiting

# We always have to have this starting line .text # Main program main: li \$t0, 5 li \$t1, 7 add \$t3, \$t0, \$t1 # Print an integer to std.output (so make \$v0 = 1) li \$v0, 1 move \$a0, \$t3 syscall # End program li \$v0, 10 syscall

### The Proper Format of an Assembly Program



### Printing Strings using syscall

```
# This defines a value in memory (not in a register)
.data
name: .asciiz "Porcupine Tree\n"
.text
main:
# Print string (not an int!!) to std.output
# Making $v0 = 4 tells syscall to expect a string to be printed...
      li $v0, 4
# Since a string is an array of characters,
# we load the address of that array into $a0
      la $a0, name
      syscall
# End program
      li $v0, 10
      syscall
```

### Ok... So About Those Registers MIPS has 32 registers, each is 32 bits

	NAME	NUMBER	USE
	\$zero	0	The Constant Value 0
	\$at	1	Assembler Temporary
ata	\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation
Used for data	\$a0-\$a3	4-7	Arguments
d fo	\$t0-\$t7	8-15	Temporaries
Jse	\$s0-\$s7	16-23	Saved Temporaries
_	\$t8-\$t9	24-25	Temporaries
	\$k0-\$k1	26-27	Reserved for OS Kernel
	\$gp	28	Global Pointer
	\$sp	29	Stack Pointer
	\$fp	30	Frame Pointer
	\$ra	31	Return Address

#### syscall'ing) System Call Code Service Arguments Result print\_int a0 = integer1 Examples of print\_float f12 = float2 what we'll be print double f12 = double3 using in CS64 stdout print\_string a0 = string4 integer (in \$v0) read int 5 read float float (in \$f0) 6 double (in \$f0) read\_double 7 stdin read\_string 8 a0 = buffer, a1 = lengthsbrk address (in \$v0) 9 a0 = amountexit 10 print\_character 11 a0 = characterread character character (in \$v0) 12 a0 = filename, 13 file descriptor (in \$v0) open $a_1 = flags, a_2 = mode$ a0 = file descriptor,bytes read (in \$v0) read 14 $a_1 = buffer, a_2 = count$ a0 = file descriptor,bytes written (in \$v0) write 15 $a_1 = buffer, a_2 = count$ File I/O $a_0 = file descriptor$ 0 (in \$v0) close 16 1/22/20 14 exit2 17 $a_0 = value$

MIPS System Services (Codes for *SvU* when

### List of all Core Instructions in MIPS

"R"CORE INSTRUCT	ON SE	т		Load Upper Imm.	lui	Ι
		- FOR-		Load Word	lw	Ι
NAME, MNEMO	NIC	MAT	Arithmetic	Nor	nor	R
Add	add	R		Or	or	R
Add Immediate	addi	Ι	Branching	Or Immediate	ori	Ι
Add Imm. Unsigned	addiu	Ι		Set Less Than	slt	R
Add Unsigned	addu	R		Set Less Than Imm.	slti	Ι
And	and	R		Set Less Than Imm. Unsigned	sltiu	I
And Immediate	andi	Ι		Set Less Than Unsig.	sltu	R
Branch On Equal	beq	Ι		Shift Left Logical	sll	R
Branch On Not Equa	lbne	I		Shift Right Logical	srl	R
Jump	j	J		Store Byte	sb	Ι
Jump And Link	jal	J		Store Conditional	sc	T
Jump Register	jr	R		Store Containontai	50	-
Load Byte Unsigned	lbu	I		Store Halfword	sh	Ι
Load Halfword				Store Word	sw	Ι
Unsigned	lhu	Ι		Subtract	sub	R
Load Linked	11	Ι	Matni, CS64, Wi20	Subtract Unsigned	subu	R

R-Type Syntax

# <op> <rd>, <rs>, <rt>

op : operation

- rd : register destination
- rs : register source
- rt : register target

#### **Examples**:

add \$s0, \$t0, \$t2
 Add (\$t0 + \$t2) then store in reg. \$s0
sub \$t3, \$t4, \$t5
 Subtract (\$t4 - \$t5) then store in reg. \$t3

## List of all Core Instructions in MIPS

Arithmetic

Branching

Memory

Matni, CS64, Wi20

"	CORE INSTRUCTI	ON SE	т
	NAME, MNEMO	NIC	FOR- MAT
	Add	add	R
	Add Immediate	addi	Ι
	Add Imm. Unsigned	addiu	Ι
	Add Unsigned	addu	R
	And	and	R
	And Immediate	andi	Ι
	Branch On Equal	beq	Ι
	Branch On Not Equal	lbne	Ι
	Jump	j	J
	Jump And Link	jal	J
	Jump Register	jr	R
	Load Byte Unsigned	lbu	Ι
	Load Halfword Unsigned	lhu	Ι
	Load Linked	11	Ι

lui	Ι
lw	Ι
nor	R
or	R
ori	Ι
slt	R
slti	Ι
sltiu	Ι
sltu	R
sll	R
srl	R
sb	Ι
SC	Ι
sh	Ι
sw	Ι
sub	R
subu	R
	<pre>lw lw lw nor or or ori slt slt slt slt slt slt slt sl sl s s s s</pre>

I-Type Syntax

# <op> <rt>, <rs>, immed

- op : operation
- rs : register source
- rt : register target

#### **Examples**:

addi \$s0, \$t0, 33 Add (\$t0 + 33) then store in reg. \$s0 ori \$t3, \$t4, 0 Logic OR (\$t4 with 0) then store in reg. \$t3 Note: this last one has the effect of just moving \$t4 value into \$t3

## List of the Arithmetic Core Instructions in MIPS

Mostly used in CS64

You are not responsible for the rest of them

NAME, MNEMO	ONIC	FOR- MAT
Branch On FP True	bclt	FI
Branch On FP False	bc1f	FI
Divide	div	R
Divide Unsigned	divu	R
FP Add Single	add.s	FR
FP Add		ED
Double	add.d	FK
FP Compare Single	c. <i>x</i> .s*	FR
FP Compare Double	c <i>.x</i> .d*	FR
* (x is eq, lt, 0		
0	div.s	FR
FP Divide	div.d	FR
Double		
FP Multiply Single	mul.s	FR
FP Multiply	mul.d	FR
Double		
FP Subtract Single	sub.s	FR
FP Subtract Double	sub.d	FR
Load FP Single	lwc1	Ι
Load FP Double	ldc1	I
Move From Hi	mfhi	R
Move From Lo	mflo	R
Move From Control	mfc0	R
Multiply	mult	R
Multiply Unsigned	multu	R
Shift Right Arith.	sra	R
Store FP Single	swc1	Ι
Store FP Double	sdc1	Ι

## **Bring out your MIPS Reference Cards!**

					-
CORE INSTRUCTI	ON SE				OPCODE
NAME, MNEMO	NIC	FOR- MAT			/ FUNCT (Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	m	0 / 20 <sub>hex</sub>
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8hex
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]	(2)	0/21 <sub>hex</sub>
And	and	R	R[rd] = R[rs] & R[rt]		0/24 <sub>hex</sub>
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	
And miniculate	andi	1	if(R[rs]==R[rt])	(5)	chex
Branch On Equal	beq	Ι	PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	bne	Ι	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	t	J	PC=JumpAddr	(5)	2 <sub>hex</sub>
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 <sub>hex</sub>
Jump Register	jr	R	PC=R[rs]		0/08 <sub>hex</sub>
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>
Load Linked	11	I	R[rt] = M[R[rs]+SignExtImm]	(2,7)	30 <sub>hex</sub>
Load Upper Imm.	lui	Ι	R[rt] = {imm, 16'b0}		fhex
Load Word	lw	Ι	R[rt] = M[R[rs]+SignExtImm]	(2)	23 <sub>hex</sub>
Nor	nor	R	$R[rd] = \sim (R[rs]   R[rt])$		0/27 <sub>hex</sub>
Or	or	R	R[rd] = R[rs]   R[rt]		0/25 <sub>hex</sub>
Or Immediate	ori	I	R[rt] = R[rs]   ZeroExtImm	(3)	dhex
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	ahex
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6)	b <sub>hex</sub>
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0/2b <sub>hex</sub>
Shift Left Logical	s11	R	R[rd] = R[rt] << shamt		0/00 <sub>hex</sub>
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0/02 <sub>hex</sub>
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic)? 1:0	(2,7)	38 <sub>hex</sub>
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>
Store Word	sw	Ι	M[R[rs]+SignExtImm] = R[rt]	(2)	2bhex
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0/22 <sub>hex</sub>
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0/23 <sub>hex</sub>
-					

#### **NOTE THE FOLLOWING:**

# Instruction Format Types: **R** vs I vs J

#### 2. OPCODE/FUNCT (Hex)

#### BASIC INSTRUCTION FORMATS

R	opcode		rs	rt		rd		shamt	funct	
	31 2	26	25 21	20	16	15	11	10 6	5	0
I	opcode		rs	rt		immediate				
	31 2	26	25 21	20	16	15				0
J	opcode			address						
	31 2	26	25							0

# Instruction formats: Where the actual bits go (more on that in a later lecture)

atni, CS64, Wi20

#### PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] <r[rt]) pc="Label&lt;/td"></r[rt])>
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	11	R[rd] = immediate
Move	move	R[rd] = R[rs]

#### **NOTE THE FOLLOWING:**


#### 1. Pseudo-Instructions

 There are more of these, but in CS64, you are ONLY allowed to use these + la

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
Şat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

- 2. Registers and their numbers
- 3. Registers and their uses
- 4. Registers and their calling convention
  - A LOT more on that later...



#### **NOTE THE FOLLOWING:**

 This is only part of the 2<sup>nd</sup> page that you need to know

#### DATA ALIGNMENT

Double Word								
Word Word								
Halfw	fword Halfword		word	Halt	fword	Halfword		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	
0	1	2	3	4	5	6	7	

Value of three least significant bits of byte address (Big Endian)

#### SIZE PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)

	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$	Kilo-	10 <sup>15</sup> , 2 <sup>50</sup>	Peta-	10-3	milli-	10-15	femto-
$10^6, 2^{20}$	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10-6	micro-	10-18	atto-
$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10-9	nano-	10-21	zepto-
1012, 240	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10-12	pico-	10-24	yocto-

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.

### Bring Out Your MIPS Reference Cards!

Look for the following instructions:

- nor
- addi
- beq
- move

# Tell me everything you can about them, based on what you see on the Ref Card!


#### The **move** Instruction...

... is suspicious...

- The move instruction does not actually show up in SPIM!
- It is a *pseudo-instruction*
- It's easy for us to use, but it's actually a "macro" of another actual instruction
- ORIGINAL: move \$a0, \$t3
  ACTUAL: addu \$a0, \$zero, \$t3
  # what's addu? what's \$zero?

#### Pseudo-instructions

- Instructions that are NOT core to the CPU
- They're "macros" of other actual instructions
- Often they are slower than core instructions
  - But usually easier to use in a program than the alternative
  - A little bit of High Level Language concept at play...



https://github.com/MIPT-ILab/mipt-mips/wiki/MIPS-pseudo-instructions has more examples

List of <u>all</u> PsuedoInstructions in MIPS That You Are Allowed to Use in CS64!!!

P	SEUDOINSTRUCTION SET	
	NAME	MNEMONIC
	Branch Less Than	blt
	Branch Greater Than	bgt
	Branch Less Than or Equal	ble
	Branch Greater Than or Equal	bge
	Load Immediate	li
	Move	move
s this one $\rightarrow$	Load Address	la

#### REMEMBER: USE YOUR "MIPS REFERENCE CARD" FOUND ON THE CLASS WEBSITE!!!

plus

### YOUR TO-DOs

- Do readings!
  - Check syllabus for details!
- Review ALL the demo codes
  - Available via the class website
- Work on Assignment #3

