

Mixed-Signal IC Design Kit Training Manual

Chip Implementation Center



chhsu@cic.edu.tw (03)5773693 ext 147

1

Mixed-Signal IC Design Kit





Day 1

- Introduction of Mixed-Signal Simulation
- Using Analog Artist Environment for Mixed-Signal Design

Day 2

- Layout Integration for Mixed-Signal Design
- Verification & Post-Layout Simulation for Mixed-Signal Design



Introduction of Mixed-Signal Simulation

Why Mixed-Signal Simulation?



What's in a System?





System in the Real World





Mostly Applied Method of Mixed-Signal Design



系統分割成數顆晶片,每顆晶片分開設計,再經電路板整合。 為確保系統運作之正確,晶片間之界面規格需經嚴謹之定義。



Integration Pushes the Need of Mixed-Signal Design



7



Benefit of Integration

- Push the limit of system performance Reduce parasitic Reduce I/O driving loads Exploit design space between blocks
- Push the limit of power dissipation
 - Reduce parasitic loads Reduce I/O driving currents
- Reduce the system size



Challenge of Integration

- High design complexity Capacity and Efficiency of EDA tool Different design knowledge
- Increasing process complexity
- Signal coupling prevention
 - Signals getting closer
 - Signals might be virtually connected
- Signal noise isolation
 - Isolation between noisy circuit and sensitive circuit



De-efficiency of the conventional approach

- The analog / digital design processes are almost independent, lack of
- The spec. of analog circuit might be over-specified for ensuring correctness of system integration
- Hard of analog/MS block reuse



Conventional Design Concept for Analog Block



Problem of Flow :

- Lack of good block description which reflect the complete block characteristics for system simulation
- No efficient translator available for proceeding to the next level
- No good methodology to check the validation of lower level design



Simulation & Refine

Top Down Design Concept in Digital Domain

	+ 12	Mixed-Signal IC Design Kit
Post lavout Varification	GDS2	
Layout Design	LEF/DEF	Back end design
→ Logic Level/ Simulation	v HDL/ verilog/EDH	Front end design
		automation, large system can be designed efficiently.
Logic Synthesis		* With higher level of abstraction and
RTL Design/Simulation	VHDL/Verilog	of one level to the next level, for example: Behavioral Synthesis, Logic Synthesis, Automatic Place & Route
Behavioral Level Design/Simulation	C/VHDL/Verilog	proceeding to the next level. * Tools can be used for the translation
System Level Design/Simulation	C/SPW/Matlab	simulated to verify the correctness of functionality and performance before
	Design Format	* At each level the designed system is



Digital Model Abstraction

Digital model maintain the abstraction of system working with discrete events and discrete signal.

System Level

Describe the behavior of entire systems, might include probability analysis.

Behavioral Level

Describe the behavior of blocks of a system, little or no detail on the structure implementation. To prove the basic concepts of the system.

Register Transfer Level

Describe the structure of blocks. Basic components are data storage and operations operate on the stored data.

Gate Level

The circuit is described in terms of a set of primitives--Boolean logic with timing data. Timing of individual signal paths can be verified.

Switch Level

The digital logic gates are described in terms of switches -- simplified versions of transistor, detailed timing can be analyzed.







Enabling the Top-Down Design

- Behavioral Description Language for Analog/MS Block
- Modeling technique for the Designed Block
- Simulation Capability of handling Behavioral Description
- Simulation Capability of handling Mixed Level simulation
- Simulation Capability of handling Analog/Digital Design



Analog Model Abstraction





Top-Down Design Methodology

Top-Down Design Methodology

The methodology consists of up-front design and verification of the architecture before creating detailed designs of blocks

Mixed-Level Simulation

One or some blocks at detailed level Abstract models for remaining blocks







What Can Be Expected with Mixed-Signal Simulation

- Verify the system behavior is correct
- Verify the system requirement is met
- Verify the system performance is satisfied
- Evaluate if certain block architecture is better than others in the system
 - The better means :
 - easier to design
 - better performance(area/power/speed/noise)



What Can't Be Expected with Mixed-Signal Simulation

- Due to the capability of digital simulator, only time domain information can be obtained directly.
- All the modeling of analog behavior should be converted into time domain when simulated with mixed signal simulation.
- Other system characteristics such as frequency response might be calculated from time domain data if needed.
- When obtaining frequency domain information, the time domain information must provide sufficient time period and time point.

CIC What is Required for Mixed-Signal Simulator

Is the model appropriated ? Device model supported Analog/digital interface Is the result reliable ? Algorithm, methodology Is the algorithm stable ? Ease of convergence Complete ? Design formats, language supported Is the simulator efficient? Ease of using Fast of simulation Clear of output result Ease of extracting desired parameter



Mixed-Signal Simulation

The most fundamental abstraction for IC design is circuit level.





To perform Multi-level Mixed-Signal simulation, simulator must support both circuit level and behavioral level of analog abstraction





- The fundamentals of Mixed Signal Simulation
 - The identification of analog and digital blocks
 - Signal abstraction : logic value or voltage value
 - The modeling of analog/digital signal translation
 - The loading effect of succeeding block
 - The driving capability of proceeding block
 - The solving of initial solution
 - The types of logic/circuit solver
 - The mechanism of time step control



Timing Control for Mixed-Signal Simulation





Mixed-Signal Simulator Configurations

Core Modification

Adding extensions to existing simulator for handling mixed-signal design

Glued

Combining two simulator simulating together to achieve simulation Communication of simulators through Bask Plane or IPC

26

(Inter- procedure-call)





Figure Source: www.vhdl-ams.com

Mixed-Signal IC Design Kit



Mixed-Signal Simulator Configurations

Integrated Single Kernel

Use single engine handling different abstractions. Partitioning and IE handling by system automatically.



Figure Source: www.vhdl-ams.com

Mixed-Signal IC Design Kit



Commercially Available Simulation Environments

- Cadence
 - <u>Affirma</u> : VHDL/Verilog, Verilog-A, Spectre
 - <u>AMS</u>: VHDL/Verilog, Verilog-A, VHDL/Verilog-AMS, Spice/Spectre
- Mentor
 - <u>ADVance MS (ModelSim + Eldo)</u>: C, VHDL/Verilog, Verilog-A, VHDL/Verilog-AMS, Spice
- Synopsys
 - <u>Timemill</u> : Transistor level
 - <u>Star-Sim</u> : Transistor level
 - <u>VCS+NanoSim</u> : C, VHDL/Verilog, Verilog-A, Spice



Affirma Analog Artist Flow





Reference for Affirma Flow

Use cdsdoc or help menu from tool window to invoke the manual

××	1 🗶			
Active Document Hierarchy: CDS /usr/cadence/IC/cur		Active Document Hierarchy: CDS /usr/cadence/IC/cur		
Docs by Family 💌	>			Docs by Family 🔻
 Affirma Assura Cadence Envisia Virtuoso 			irma AMS Distributed Processin Affirma AMS Distributed I Affirma Advanced Analysi Affirma Advanced Analysi Affirma Analog Circuit De Affirma Analog Circuit De Affirma Circuit Design En Affirma Mixed–Signal Cin Affirma Mixed–Signal Cin Affirma Mixed–Signal Cin Affirma Modelwriter Know Affirma Modelwriter Refe Affirma Rodelwriter Refe Affirma RF Simulator (Spe Affirma RF Simulator (Spe Affirma Spectre Circuit Si	ng Option User Guide Processing Option Kno is Tools Known Proble is Tools User Guide sign Environment Kno sign Environment Use wironment SKILL Langu cuit Design Environme cuit Design Environme cuit Design Environme wn Problems and Solu- luct Notes rence ectreRF) Theory ectreRF) User Guide
Search All Open Exit Help		Sear	ch All Open	Exit Help
	Г			



Mixed-Signal Tool Environment



CIC Mixed-Signal Top Down Design Flow





Before the Design Creation

- System Planning and Partitioning
 - Identify digital domain and analog domain, thus the analog/digital interface
 - The better of design partition, the lesser of design iteration and faster of design progression
- Block Boundary definition
 - input/output signals
 - Any input/output characteristics
- Block characteristic definition
 - Algorithm/transfer function
 - constraints/parameters





Design Iterations





Design Partitioning Scheme

- The partitioning scheme in Affirma Analog Artist is Instance-based
- Partition is defined before netlisting, each leaf cell must be separated into either digital or analog netlist
- The default partition scheme is based on stop view values Analog Stop View Set :

spectreS cdsSpice spice ahdl auLvs spectre veriloga

Digital Stop View Set :

behavioral functional hdl system verilogNetlist verilog vhdlImport

• The schematic partition can be displayed/defined within schematic window


Partition Requirement

- The design must contain at least one analog component.
- The design must contain at least one digital component.
- There must be with at least one interface net.
- Analog stimuli defined in the analog stimuli file cannot be used to drive digital net.
- Digital stimuli defined in the digital stimuli file can not be used to drive analog net.
- Any interface net must be identified before netlisting.



Interface elements will be inserted during netlist generation for signal translation





Interface Elements

- Generated automatically for input/output terminals of digital components
- Model the loading and driving impedance of digital instance terminals
- Convert voltages to logic levels, and vice versa
- Transport events between two simulators
- No Bi-directional Interface Element provided
- Nonsupply global net can't be an interface net, ex. clock net can not drive digital and analog blocks simultaneously



Using Analog Artist Environment for Mixed-Signal Design

System verification at the early design stage

CIC Analog Modeling for Mixed Signal Design

• Analog modeling : A key to Top-Down Design methodology

In order to evaluating performance of system under design, the characteristic of system blocks must be described and included for simulation.

• Macro modeling : Different goal of modeling

The existed method for analog modeling utilizes the capability of SPICE simulator. Analog blocks were described with a set of dependent sources and primitive components.

Good for modeling a pre-designed circuit with acceptable accuracy Bad for block definition at pre-design phase

• HDL modeling : Promoting method for analog/MS design



Analog/Mixed Signal Description Language

- Proprietary Language MAST, SpectreHDL
- IEEE 1076.1-1999 IEEE VHDL Analog and Mixed Signal Extensions
- OVI Verilog-A 1996
- OVI Verilog Analog/Mixed-Signal (A/MS) 1998

Reference site:

http://www.ovi.org http://www.eda.org http://www.vhdl.org



Analog Hardware Description Language Verilog-A

- An extension of the Verilog language to describe analog/mixed signal system models
- To be compatible with Verilog
- An OVI(Open Verilog international) Standard
- An multidiscipline language that models electrical, mechanical, fluid dynamic, and thermodynamic systems
- Can be used for supporting Top-down design



Basic Module Definition

A module represents the fundamental user-defined primitive in Verilog-A



44



Predefined Conservative Disciplines

Defined in disciplines.h

Disciplines	Pote	ntial			Flow	
Disciplines	Nature	Access	Units	Nature	Access	Units
Electrical	Voltage	V	V	Current	Ι	А
magnetic	Magnetomotive force	MMF	A-turn	Flux	Phi	Wb
thermal	Temperature	Temp	°C	Power	Pwr	W
kinematics position	Position	Pos	m	Force	F	n
velocity	Velocity	Vel	m/s	Force	F	n
rotational phase	Angle	Theta	rads	Torque	Tau	n/m
velocity	Angle Velocity	Omega	rads/s	Torque	Tau	n/m

45

CIC Verilog-A Modeling Approaches Structural Model Example Behavioral Model Example

module cap(p, n); inout p, n; electrical p, n ; parameter real cvalue = 0 ; capacitor #(.c(cvalue)) Cmin (p, n) ; endmodule Benavioral Model Example

Mixed Structural and Behavioral Models

```
module VCO2(R1, ref, out, CA, CB, VCC, Vcontrol);
electrical R1, ref, out, CA, CB, VCC, Vcontrol;
electrical cntrl:
real state :
VCOshape shape (ref, cntrl, VCC, Vcontrol);
resistor \#(.r(0.001) RX(CB, ref));
resistor #(.r(500) RX(CB, ref);
capacitor #(.c(10p)) Cmin (CA, CB) :
analog begin
  @(initial step) state=1.0;
  if (analysis("dc", "static")) V(CA,CB) <+ 0.0;
  @(cross(V(CA)+1.0, -1)) state=1.0;
  @(cross(V(CA)-1.0, +1)) state=-1.0;
  I(CA) <+ -(1.71*I(cntrl, R1)*V(VCC, ref)*V(out);
 V(out) \ll transition(state, 10n, 10n, 10n);
end
endmodule
```



Analog Modeling Issues

- The Analog/MS Description language provide modeling capability of time domain and frequency domain.
- The analog simulation is solved with Spectre
- Only time domain simulation can be done for mixed signal simulation
- The complete modeling of a block might be difficult, model only as needed.
- Multiple models might be implemented for a single block to describe different view.
- Good model : Simplest form for modeling required information



Mixed Signal Simulation Flow





MS HDL Simulation Flow

Verilog-A in the Analog Artist Design Flow







Creating the HDL View of Designed Block

To create a new block, use File → New → Cell View to invoke the create view form



It is suggested to define the EDITOR variable in your .cshrc file for cadence tool to bring out desired text editor

setenv EDITOR textedit



Saving HDL Design

- For behavioral and veriloga view, after saving design and close Textedit window, the system will perform syntax check and extracting port definition.
- The system will not perform syntax check for other view(For example, verilog).
- Error/warning messages will be provided in CIW, if there is any syntax problem in HDL code.
- A symbol view can be generated automatically if the HDL code is correct.



Creating Analog Block and Symbol

Text Editor V3.5.1 - veriloga.va, dir: Ausers2/cic/wjhsu/PROJECT/mixsig File r View r Edit r Find r // VerilogA for pll2, pfd, veriloga	block, and create a sym	of analo ool view f
'include "constants.h" 'include "discipline.h"	cell use	
module pfd(out,in,ref); inout out,in,ref; electrical out,in,ref;	Virtuoso® Symbol Editing: pll2 pfd symbol	
parameter real igain=15u; // pfd gain parameter real rout=2e6; // output impedance parameter integer dir=-1; // 1,-1 pos.neg edge trigger parameter real maxv=5; // for input zero crossing parameter real ttol=1p; // zero crossing tolerance parameter real ttol=1p; // zero crossing tolerance	Tools Design Window Edit Add Check Options	Help
parameter real tt=2p; // output rise/fall time integer state;	E 2	
analog begin	©2	
<pre>// ref leads vco. state=-1 (upstate) @(cross((V(ref) - waxv/2).dir.1p)) begin</pre>	D. [@instan	ceName]
<pre>// vco edge. state=1 (dnstate) @(cross((V(in) - waxv/2).dir.1p)) begin</pre>	III (@partName] out	
if (state > 1) state = 1; if (state < -1) state = -1;		
if (state == -1) tell vco to speed up if (state == 1) tell vco to slow down	<i>y</i>	
I(out) <+ transition(state * igain, 0, tt, tt); I(out) <+ V(out)/rout * abs(state);		
end ndwodule	胡興	
	<pre>mouse L:mouseSingleSelectPt H: schHiMousePopUp() E:sch2 ></pre>	comfit(1.0 0.9)

Mixed-Signal IC Design Kit



Parameter Definition

🖹 🛛 Text Editor V3.5.1 🛛 – veriloga.va, dir; /home/wjhsu/mixed-signal/pll2/	pfd_cp/veriloga 🛛 🗖 🗖		aition will be
(File ∇) (View ∇) (Edit ∇) (Find ∇)		parameter den	muon will be
// VerilogA for pll2, pfd_cp, veriloga `include "constants.h" `include "discipling b"		converted into	CDF parameter
<pre>module pfd_cp(out, ref, vco); input ref, vco ; output out ; electrical out, ref , vco ;</pre>	Hide Cancel Defau	ilts Brow	Help se
parameter real Iout = 100u ; parameter integer dir=1 from [-1:1] exclude 0 ;	Cell pfd_cp View synbol		
parameter real tt = 1n from (0:inf) ; parameter real td = 0 from (0:inf) ; parameter real jitter = 0 from [0:td/5) ; parameter real ttol = 1p from (0:td/5) ;	Names Array Rows	1 Columns 1	
integer state, seed ; real dt ;	Rotate CDF Parameter of view	Sideways Upside Dov veriloga	wn
analog begin @(initial_step) begin seed = 716 ; state = 0 ;	lout dir tt		
end @(cross(V(ref)-1.8. dir. ttol))	td jitter		
begin state = state + 1 ; dt = jitter * \$dist_normal(seed, 0, 1) ;	ttol	ļ.	
	54	Mixed-Signal	IC Design Kit



Integrating Design Using Composer





Symbols with a behavioral view can be added into any schematic





Schematics in Verilog-A Modules



Designing with Verilog-A in Analog Artist Environment

Verilog-A can be used in a standalone environment, in the Analog Workbench (AWB), or in the Analog Artist design environment.





Create Verilog-A Models by Modelwriter

Modelwrtier:

the utility for creating Verilog-A models for Cadence analog model library.

Use mouse select the desired component models then go to the next button.





Modelwriter Verilog-A Code

60

Use "Save Generated Code" to store the Verilog-A model or copy and paste to Verilog-A cellview.

💥 Affirma Modelwriter 2.23					
File					<u>H</u> elp
Generating: Analog to I	Digital Convert	er			
Model Name	a2d_ideal				
Number of Bits	8	_		0	
Max. Input Voltage	12.8	V	-	0	
Min. Input Voltage	-12.8	V	-	0	
Conversion Time	2.0	uS	-	0	
Output Rise Time	4.0	uS	-	@	
Output Fall Time	4.0	uS	-	@	
Active Edge	rising		-	0	
Clock Input Threshold	3.0	V	-	0	
Logic 1 Output Voltage	5.0	V	-	@	
Logic 0 Output Voltage	0.0	V	-	0	
Bit 0 is LSB	yes		-	0	
Clock Cross Tolerance	10.0	pS	-	0	
< <u>B</u> ack					<u>N</u> ext >

Mixed-Signal IC Design Kit







The Analog Stimulus can be added either with circuit component in analogLib or with spectre AHDL stimulus format

- Edit a behavioral for the block
- create Symbol view
- Add the symbol in top schematic view

```
module swept_sine_src(sigout_p, sigout_n);
output sigout p, sigout n;
electrical sigout p, sigout n;
parameter real start freq = 1 from (0:inf);
parameter real sweep rate = 1;
parameter real amp = 1 from (0:inf);
parameter real points per cycle = inf from [6:inf];
    real freq;
    real phase;
    analog begin
                 = 2*`PI*(start freq + sweep rate / 2 *
        phase
        $realtime) *$realtime;
        freq = start freq + sweep rate * $realtime ; // =
        d/dt(phase)
        V(sigout p, sigout n) <+ amp*sin(phase);</pre>
        if (points per cycle != inf) begin
             // ensure that model is evaluated sufficiently often
             bound step(1 / (freq*points per cycle));
        end
    end
endmodule
```



Digital Stimuli

63

- 1. Create a behavioral view for the stimulus block
- 2. Define the stimulus module
- 3. Add verilog command to force input signal
- 4. Create a symbol view for the block
- 5. Add the symbol into top schematic view

```
`timescale 10ns/10ns
//Define the stimulus block
module Stim(tx,precharge);
output [1:16] tx ;
output precharge ;
//Defines the registers
reg [1:16] tx ;
reg precharge ;
initial begin
tx=16'h0000;
precharge = 1'b0 ;
end
```

```
initial begin
    #2418 tx[3] = 1'b1 ;
    #17 tx[3] = 1'b0 ;
end
initial begin
    #1558 tx[6]=1'b1 ;
    #17 tx[6] = 1'b0 ;
initial begin
    #37 precharge = 1'b1 ;
    #11 precharge = 1'b1 ;
    #27 precharge = 1'b1 ;
end
```





The mixed-signal simulation hierarchy is controlled by Hierarchy-Editor, which must be defined with **config** cell view



Use Create New File to create a new **config** view with Hierarchy-Editor

-cell name is top circuit name for simulation

view name will be set as **config**



Set New Configuration

New Configuration	×
Top Cell Library: pll2 Cell: pfd_cp View:	
Global Bindings	Δfter te
Library List:	
View List:	
Stop List:	
Description	
	Ton Ce
	Librar
	Global
OK Cancel Use Template Help	Librar

1. Use Template sample information

🗙 Use Template		
_ Template -		
Name:	<other></other>	•
From File:	hspiceSVerilog spectre	^
ОК	spectreS spectreSVerilog spectreVerilog	

2. Change simulator to **spectreVerilog**

After template setting

3. Change the view name to **schematic** for simulation

Library: pll	2	Cell: pfd_cp	View: myView
Global Bindi	ngs		
Library List:	-		
View List:	sdefault \$		
Stop List:	spectre sp	pice verilog verilo	gNetlist
Description			
Default temp Note: Please ren fields with	late for spe nember to r the actual	ctreVerilog eplace Top Cell Li names used by y	ibrary, Cell. and View our design.
	Can	cel Use Tei	mplate Help



After Setting Configuration

67

lobal Bindi	ngs			
ibrary List	r F			
lew List:	Sdefault			
top List:	spectre spice veri	log verilogNetlist		
ell Binding	\$			
Library	Cell	View Found	View to Use	Inherited View
p4m	nmos4	**NONE**		\$default
p#m	pmosil	**NO NE **		\$default
alogtib	vdc	spectre		\$default
12	latch	schematic		Sdefault
12	nor2	schematic		\$default
12	nor2_lweak	schematic		\$default
12	pfd_cp	schematic		\$default

The Hierarchy-Editor is shown, and all cells and views in the top cell will be listed.

The message shows that the cell used can not be identified because no available cell view was found

The problem must be cleared before simulation



Set Block Partition



開啟 hierarchy editor 設定所使用的cell view 顯示 所用的cell view, 及其顏色設定

Schematic editor 中的 Hierarchy-Editor 及 Mixed-Signal 兩項menu係由選單 Tools->Mixed Signal Opts. 而產生。

Mixed-Signal IC Design Kit



Set Instance Binding

With menu **Hierarchy-Editor** \rightarrow **Set Instance Binding...**, the following form will be shown for redefining the cell view to use for a certain instance.

Select a instance and choose the view to bin binded

🗙 Set Instance Binding 🛛 🛛 🔀					
OK Cancel App	OK Cancel Apply Defaults Previous Next Help				
Apply To	current instance 🖃				
Instance Name	<default> analog_extracted</default>				
View To Use	config extracted - layout				
Inherited View List	mixed_extracted Build Schematic				



Check Block Partition



70

mmsimenv.conf analogStopViewSet string "spectre.."

behavioral functional hdl system verilogNetlist vhdlImport asps **Digital Stop View Set**

Mixed-Signal IC Design Kit



Check Partition Results

With the Display Partition menu, the exact partition will be shown graphically. The interface element will then be inserted between analog and digital blocks.







Mixed-Signal IC Design Kit


Change View Selection

File La	it view	nerp	111.0.000		
0 💕 🖬	10 00	00 E	1 m		
Top Cell Library: mix	SigLib Cel	I: [tutorial	View: schemat	k	Open
Global Bindin	igs				
Library List:	r.				
Address & Looks	hamatic arrested.	renes ask upplies	a shell seales, suites	stand only	ad automated
VIEW LISE	nematic emosisch	cmos_scn vernog	a andi analog_extra	cted mix	ed_extracted
Stop List:	spectre spice veril	og verilogNetlist			
Cell Bindings					
Library	Cell	View Found	View to Use	Inher	ited View.
mb:SigLib	bmecpp	spectre		spectr	e spice ve
mbcSigLib	bmen	spectre		spectr	e spice ve
mbsigLib	bmep	schematic		spectr	e spice ve
mixSigLib	bmepp	spectre		spectr	e spice ve
mbsigLib	bmerpp	spectre		spectr	e spice ve
mixSigLib	buffer	behavioral _		e no.ety	e snice ve
mixSigLib	cap	spectre	Select View		<none></none>
mbcSigLib	ccade	mixed_extrac	Explain		layout
mixSigLib	ccadcStimulus	behavioral	Open		symbol
mikSigLib	counter	schematic _	Open (Read-Onl	y)	cmos.sch
mixSigLib	tutorial	schematic		spec	compacted
					msps
Messages					abstract
RESTRICTED RI	GHTS NOTICE (SHO on (disclosure is sul	RT FORM)			hebaviora
et forth at FAF	R 1252.227-19 or il	s equivalent.			schematic
Dnened the cor	nfiguration (mix5ig)	ib tutorial config	L_msps).		schematic

With Hierarchy-Editor, cells that were used in the simulated cell will be listed. And each view used in simulation can be refined with the Editor.



Configuration of HE Display

74

		Ctri+U	E -		
Library: mixS	Z D Tree Z Table	ce Table	Ne. IIII I	View: schematic	Open
Global Binding Library List	IS E Top Ce E Global E Toolba	ll Eindings r			
View List:	Pistatus	je Area Rar	veriloga a	hdl analog_extrac	ted mixed_extracted
Stop List:	Spe Filters	a sar	Netlist		
Cell Bindings	Option				
Library	Cell	Vie	w Found	View to Use	Inherited View
mixSigLib	bmecop	spectro	ê		spectre spice ve
mixSigLib	bmen	spectre	e		spectre spice ve
nixSigLib	bmep	schem	atic		spectre spice ve
nixSigLib	bmepp	spectro	8		spectre spice ve
mixSigLib	bmerpp	spectre	ė		spectre spice ve.,
mixSigLib	buffer	behav	ioral		spectre spice ve
nixSigLib	cap	spectra	e		spectre spice ve
mixSigLib	ccade	mixed	_extracted	mixed_extracted	spectre spice ve
mixSigLib	ocadeStimulu	is behav	ioral		spectre spice ve
mix5igLib	counter	schem	atic	schematic	spectre spice ve
mixSigLib	tutorial	schem	atic		spectre spice ve
Messages				******	
ESTRICTED RIG Jse/reproduction at forth at FAR Opened the cont	HTS NOTICE (5 n/disclosure is 1252.227–19 liguration (mix	HORT FORM subject to n or its equiva SigLib tutori	() estriction lent. al config_m	15 ps).	1

The contents to be shown in Hierarchy-Editor can be refined with this menu selection. After refining the cell view to be used, use **Update** to change the simulation information.



Invoke Simulation Environment





Specify Simulation Environment

Use Analog Artist to control simulation progress Select simulator, model path, include file, stimulus, analysis type output saved/marched/plotted

X	Analog	Artist S	imulation (1)								. 🗆 🗙
	Status	: Ready					T=	25 C	Simulator	r: spec	tre SVeri	log 5
Se	ession	Setup	Analyses	Va	riables	Outputs	Simula	ation	Results	Tools	;	Help
		Design					Anal	yses				Ł
Lib	rary c	cadcLib		#	Туре	Argu	uments.				Enable	⇒ AC ■ TRAN
Cel	l c	CADCtop		1	tran	0	4u		cons		yes	
Vie	w c	onfig										T T Z
	Desi	gn Varia	bles	,			Out	puts				I ∎∵́
#	Name	Val	Lue	#	Name/S:	ignal/Exp	or	Valu	e Plot	Save	March	
1	pw	5n		7	net126				yes	allv	no 🛛	Ľ
2	per	15r	n	8	net70				yes	allv	no	8
3	Reset	: 5		9	net71				yes	allv	no	<u>•</u>
4	Input	: 800	Jm	11	net/2 net73				yes	ally	no	187
				12	net74				ves	ally	no	10
									,			to
>												₹ <u>₹</u>

Mixed-Signal IC Design Kit



Setup Menu in Analog Artist

With Setup window to define simulation initialization setup.

- •Choose the simulator
- •Define device model library
- •Define temperature
- •Define simulation inputs
- •Define Verilog netlist options..

× Affirma	Analog Circuit Des	ign Environm	ent (3)			L.	. 🗆 🗡
Status:	Ready			T=27 C 8	Simulator	r: spectreVerilo	g 9
Session	Setup Analyses	Variables 0	utputs Sim	nulation Re	esults T	ools	Help
	Design			Analyses			-₹.
	Simulator/Director	y/Host					ँ हैं
Library p	Model Libraries		Argum	ents		Enable	⊐ AC ■ TRAN
Cell t	Temperature		0	200n c	ons	yes	⊐ DC
View c	Stimuli	>					
	Simulation Files						XYZ
Desi	Environment			Outputs			
# Name	Value	# Name/S	ignal/Expr	Value	Plot	Save March	
		1 net6			yes	allv no	ř.
		2 net3			yes	ally no	
		4 ond!			ves	ally no	
					,		
>							\sim



Through Setup → Simulator/Directory/Host

Simulator : S : socket

cdsSpice hspiceS spectre spectreS cdsSpiceVerilog hspiceSVerilog spectreSVerilog

🗙 Choos	ing Simula	tor/Directory/Host Affirma An	alog Circuit Design Environm🗙
ОК	Cancel	Defaults	Help
Simulato	r	spectreVerilog 🚄	
Project D	Directory	/home/simulation]	
Host Mo	de	ightarrow local $ ightarrow$ remote $ ightarrow$ distribute	ed
Host			
Remote	Directory		
Digital H	ost Mode	🔶 local 	
Digital H	ost		

The exact simulation data directory is in /home/simulation/*cellname/simulatorname/viewname*/netlist



Use the menu *Setup* \rightarrow *Model Libraries* to define the model contents of Interface elements, if any device model is also required, add with this also.

Example source of ieModels

/usr/cadence/IC/cur/tools/dfII/samples/artist/mixSig/ieModels/spectre or /usr/cadence/IC/cur/tools/dfII/samples/artist/mixSig/ieModels/spectreS

spect	reVerilog1: Model Library Setup	×
ок	Cancel Defaults Apply	Help
Model	Library File	Section
Model	Library File	Section (opt.)
Model /user	L ibrary File s2/cic/cplin/models/ieModel/spectre/	cds_ie.scs



Digital to Analog Interface

For D \rightarrow A interface, model the driving capability of digital parts

There are 3 levels of $D \rightarrow A$ interface model

Level 1 Digital to Analog Interface model

 $MOS1_d2a$

Model Parameters

D2A_VL : input low voltage D2A_VH : input high voltage D2A_TR : rise time for low to high D2A_TF :fall time for high to low D2A_ROUT : Source resistance





Level 2 Digital to Analog Interface Model

- model the Z state , and independent sourcing, sinking





Level 3 Digital to Analog interface mode



The PMOS width is 2*D2A_TRANS_W



Analog to Digital Interface

Model parameters

 $MOS1_a2d$

A2D_V0 A2D_V1

 $A2D_TX$: voltage between V0 and V1 after TX will yield a logic X



Modeling the loading effect of digital nets to the analog parts

83



Modification of IE Parameters

• The instance level of IE parameters were defined by CDF parameters.

Use menu Mixed-Signal \rightarrow Interface Elements to redefine parameters

- The library level IE model is suggested to use MOS1
- The cell level of IE parameters were defined by the model definition. Copy the IE models into your directory, then modified as needed.



Device Model Specification

The active devices model for Spectre are provided with TSMC 0.35um, 0.25um, 0.18um process.

All active devices used in schematic view of design must have corresponding model during simulation, such as NMOS,PMOS,DIO and BJTs. The device models might be provided with several files, specify those files in the following window.

The Section define the corner of model for simulation, must be consisted with model file.

Model Library File Section /users2/cic/cplin/models/ieModel/spectre/cds_ie.scs	OK Cancel Defaults Apply	Help
/users2/cic/cplin/models/ieModel/spectre/cds_ie.scs Model Library File Section (opt.) /users2/cic/cplin/models/0351p4m/logs353va.scš tt ← Use tt co Add Delete Change Edit File Browse	odel Library File	Section
Model Library File Section (opt.) /users2/cic/cplin/models/0351p4m/logs353va.scš tt↓ Add Delete Change Edit File Browse	.sers2/cic/cplin/models/ieModel/	stre/cds_ie.scs
/users2/cic/cplin/models/0351p4m/logs353va.scš tt ← Use tt co	odel Library File	Section (opt.)
Add Delete Change Edit File Browse		353va. scš tt - Use tt corne
	users2/cic/cplin/models/0351p4m/	



Device Model File Example

- // IN THIS MODEL LIB CONTAINS :
- // 1.section tt (ss/ff /sf /fs)
- // (3.3V normal devices & 3.3V NMOS with ESD implant with different
- // geometric and corner models)
- // 2.section bip
- // (P+/NW/PSUB vertical PNP bipolar)
- // 3.section dio
- // (P+/NW, N+/PW & NW/PW diode)
- // 4.section res
- // (resistor model)

section ss ←

parameters toxn=8.0e-9 parameters toxp=8.2e-9 parameters toxe=8e-09 parameters hdifp=3.8e-07 parameters hdife=9.55e-07

• • • • • • • • • • • • • • •

include "logs353va.scs" section=mos endsection ss 說明部份

Define the section name



Set Design Variables

Some of the parameter values might be specified Affirma Analog Circuit Design Environment (1) . 🗆 × T=27 C Simulator: spectreVerilog with a variable name. Variables Outputs Simulation Results Tools Setup Analyses Session Help Then the value of variable Edit ... Design Analyses can be given at this stage. Delete Enable ents.... Library mixSiqLib ⊐ AC Faul TRAN ⊐ DC Copy From Cellview 200m ves Cell tutorial Get the lists of variables Affirma Analog Circuit Design Environment 🗙 Copy To Cellview View config_FE Cancel Apply Apply & Run Simulation Help OK. **Design Variables** Selected Variable Table of Design Variables Value Name Value Name Name Select the variable name 1 -5 VSS 1 -5 Value (Expr) VSS -3.9572 vcs2 with mouse in right 2 -3.957 vcs2 3 vcc 5 3 5 VCC. Change Table 4 Reset Add Delete Next Clear Find 5 4 Reset Input 1.1 Specify the value 5 1.1 Input rvalue 6 2.5K 6 rvalue 2.5K Cellview Variables Copy From Copy To > Results in /heme/wjhsu Press Change to update

Edit form of Variables

Mixed-Signal IC Design Kit



Choose Analysis Type

Define the analysis type through the window items





Select Output Nodes

Define the signals to plotted after simulation, the nodes can be selected within schematic window

🗙 Affirma Analog Circuit Des	sign Environ	nment (3)	
Status: Ready		T=27 C Simulator: spectreVerilog	9
Session Setup Analyses	Variables	Outputs Simulation Results Tools	Help
Design	# Type	Setup ses	-₹ _₽
Library p112 Cell top View config	1 tran	To Be Saved > To Be Marched > To Be Plotted > Source All	
Design Variables	,	Outputs	Ē
# Name Value	# Name	/Signal/Expr Value Plot Save March	
	1 net6 2 net3 3 net2 4 gnd!	yes allv no yes allv no yes allv no yes allv no	
>			\sim



Created Netlist(Analog)

HNL : Hierarchical Netlist

FNL : Flat netlist - for parasitic analysis, detailed IE mode

simulator lang= spectre vi0 (5 0) vsource type= pulse val0=-5.0000000E-01 val1=0.0 period=10.0 +delay=5e-9 rise=500e-12 fall=500e-12 width=1.0 vi1 (12 0) vsource type= pulse val0=-5.0000000E-01 val1=0.0 +period=+1.5000000E-08 delay=1e-9 rise=500e-12 fall=500e-12 +width=+5.0000000E-09 qi2 (25 39 2) tp1 region= fwd area=1 m=1.0

```
simulator lang= spice

* BEGIN Interface Element Header

da99978 99978 0 d2a src="99978" val0=500.0m val1=4.5 rise=1n fall=1n ron=1

R99978 99978 10 10

da99979 99979 0 d2a src="99979" val0=500.0m val1=4.5 rise=1n fall=1n ron=1

R99979 99979 14 10

da99980 99980 0 d2a src="99980" val0=500.0m val1=4.5 rise=1n fall=1n ron=1

R99980 99980 30 10

da99981 99981 0 d2a src="99981" val0=500.0m val1=4.5 rise=1n fall=1n ron=1
```



Created Netlist(Digital)

module CCADCtop;

supply1N2; supply0 N1; supply0 NO; // registers for ie elements reg N12; // /net92 reg N7; // /comOut reg N99995; // /net96 reg N99996; // /net79 reg N6; // /net53 reg N17; // /net96 reg N5; // /net79 specify specparam CDS_LIBNAME = "ccadcLib"; specparam CDS_CELLNAME = "CCADCtop"; specparam CDS VIEWNAME = "schematic"; endspecify buf I3(N8, N19);

buf I4(N15, N28);

// Begin Interface Element Header and Verimix //Synchronization task initial begin \$vmx_initialize("spectre", dc_mode_flag); \$vmx_define_export(N10, "99978"); // /net70 \$vmx_define_import(N12, "99986"); // /net92 \$vmx_define_import(N7, "99987"); // /net53 end // End Interface Element Footer and Verimix // Synchronization task // Begin WSF Save Waveforms initial begin \$save_waveform("binary" ,"/net86", test.top.N4

```
,"/Q2", test.top.N23
```

); end // End WSF Save Waveforms endmodule



Simulation Options for Analog Simulator

The analog simulator related control parameters can be specifed with this window. The control options include tolerance of solution DC convergence solution method Component format

Simulator O	ptions	2
OK Can	cel Defaults Apply	Help
TOLERANCE (OPTIONS	
rettol	10-4	וכ
vabstol	10-6	
iabstol	10-10	1
TEMPERATUR	E OPTIONS	
temp	22	
taon	22	1
tempeffects	Uvt Uto Ual	
CONVERGENC	E OPTIONS	
homotopy	🖾 none 🛄 gmin 🛄 source	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
limit	delta log dev	
COMPONENT	OPTIONS	
scalem	1.0	
scale	1.0	1
compatible] spice2] spice3] cdsspice] spectre	
approx	🗇 no 🗇 yes	
macromodels	⊐ no ⊐ yes	
RESISTANCE	OPTIONS	
gmin	1e-18	

Mixed-Signal IC Design Kit



Simulation Options for Digital Simulator

The options and environment setting that will be forwarded to verilog simulator can be defined with this window.

OK	Cancel	Defaults	Apply		1
centered	lines				
Ga	te		a	ontinuous Assignments 💷	
Sw	ritches		К	eep Nodes 🔹 Minimum 😞 Declared 🥥 All	
Be	havioral	- Non	e 🔶 Def	ault 😞 No Turbo 😞 Turbo1 🥥 Turbo2 😞 Turbo3	
Tw	in Turbo	i ii			
Delays					
Мо	de:	+ Def	autt 🎝 Z	ero 😞 Path 😞 Unit 😞 Distributed	
Ty	pec	Min	imum 🔸	Typical 😞 Maximum	
here for	tent				
En	mr mr	100	Baiert S	. 100 Use Palse Control Parameters	
-		-		The second second second second	-
Stop Afte	er Compi	lation	1	SimVision Debugger	
Use Beh	avior Pro	filer	1		
Use Beh	avior Pro	filer	4	Summers Warnings	
Use Beh Suppress	avior Pro s Messaj	ifiler . ges .	4 3	Suppress Warnings 📃	
Use Beh Suppress Comman	avior Pro s Messaj d File	ntiler ges	4	Suppress Warnings 📃	
Use Beh Suppress Comman Options	avior Pro s Messaj d File File	ntiler ges j	4 4	Suppress Warnings 📃	
Use Beh Suppress Comman Options Other Op	avior Pro s Messaj d File File ptions	nller . ges .	4 4 *incdir	Suppress Warnings +hdlFilesDir +sdf_verbose +sdf_nocheck_cellty	pe
Use Beh Suppress Comman Options Other Op Library F	avior Pro s Messaj d File File ptions Files	pes .	J +incdir	Suppress Warnings +hdlFilesDir +sdf_verbose +sdf_nocheck_cellty	pe
Use Beh Suppress Comman Options Other Op Library F	avior Pro s Messaj d File File ptions Files	ittler	4 4 +incdir	Suppress Warnings +hdlFilesDir +sdf_verbose +sdf_mocheck_cellty	pe
Use Beh Suppress Comman Options Other Op Library F Library F	avior Pro s Messaj d File File ptions Files Directorie	ntiler pes 	d d +incdir	Suppress Warnings +hdlFilesDir +sdf_verhose +sdf_nocheck_cellty	pe
Use Beh Suppress Comman Options Other Op Library F Library F Verilog - 2	avior Pro s Messaj d File File plions Files Directorie XL Execu	ntiller , ges , , , , , , , , , , , , , , , , , , ,	incdir verilog.	Suppress Warnings +hdlFilesDir +sdf_verbose +sdf_mocheck_cellty	pe
Use Beh Suppress Comman Options Other Op Library F Library F Vertlog - 2 Simulatin	avior Pro s Messaj d File File plians Files Directorie XL Execu on Log Fi	ntiler , ges , j f s s table , l te ,	- +incdir verilog. verilog.	Suppress Warnings +hdlFilesDir +sdf_verbose +sdf_mocheck_cellty .vmal log	pe
Use Beh Suppress Comman Options Other Op Ubrary F Library F Library T Verling-3 Simulatio Leapfrog	avior Pro s Messaj d File File Files Directorie XL Execu on Log Fi Cosimuli	ntiler , ges , j i i is , i table , i ation	+incdir verilog.	Suppress Warnings +hdlFilesDir +sdf_verbose +sdf_nocheck_cellty vnsl log	pe
Use Beh Suppress Comman Options Other Op Library F Ubrary F Ubrary C Verilog-3 Simulatio Leapfrog Leapfrog	avior Pro s Messaj d File File plians Files Directorie XL Execu on Log Fi Cosimuli rog Comm	ntiler , ges , j ss , itable , ation , nand Line	+incdir verilog.	Suppress Warnings +hdlFilesDir +sdf_verbose +sdf_nocheck_cellty vsa log	PE
Use Beh Suppress Comman Options Other Op Ubrary F Ubrary F Ubrary T Verilog-3 Simulatio Leapfr Leapfr	avior Pro s Messaj d File File File Directorie XL Execu on Log Fi Costinuli rog Comm	ntiler , ges , f s , itable , ation , nand Line age Prefin	+incdir verilog. verilog.	Suppress Warnings +hdlFilesDir +sdf_verhose +sdf_nocheck_cellty vrol log	pe



Submit the Simulation

Execute the simulation job with Run, or create the netlist with Netlist





Run Log FilesMessage for digital simulatorMessage for analog simulator

File Help	15	File
Bost command verilog ver	4	Remand line
Consand arguments		spectre -env artist4.4.5 -
A REAL PROPERTY OF A REA		-ray /psf -minmod -
soil keep ainimm		-slave*/home/wihen/at
+tmdslars		analog/input scs
-v AdlFilesDir		
+libert+ v+		spectre (ver. 4.4.5.42 18 (
+inodir+hdlFilesDir		A DATA AND A
+adf vecbose		Similating 'analog/input.scs'
+pdf macheck calltype		
-1 verileg log		Notice from spectre during tor
+ COSIN WARNING OFF		Only one connection to the
+uncreavedir / /paf		viii)
-f asenvipta		veel
testfixture template		10000
-f verilog inpfiles		and the stand of the
Ausers2/cic/wihsu/PRDJEUT/mixsig/pl12/divideT/behavioral/ver	2	Circuit inventory
ibnl/cds0/netlist		nodes 5
hdlFilesDir/cda globala w		smustings 14
+varalave		824 1
+vachostcir23	1.2	capacitor 3
+www.moort60620		d2a 1
		pfd 1
VERIL00-ML 3 0 m005 log file crewted Jul 12, 2000 16:53 18		quantity 5
VERIL03-NL 3.0, m005 5al 12, 2000 16 53 10		cesistor 1
		V00 1
opyright (c) 1995 Undence Design Systems, Inc. All Rights Reserved		wanuzce 4
mpublished — rights reserved under the copyright laws of the Unite	9	
Copyright (c) 1995 UNIX Systems Laboratories. Inc. Reproduced with 1	2	
		Transient Analysis 'tran': tip
THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL INFORMA-	r i	
MID TRADE SECRETS OF CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSUBE, I	0	Attempt to generate initial y
REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISS		Important parameter values:
CADENCE DESIGN SYSTEMS, INC.		start - 0 s
RESTRICTED RIGHTS LEOKED		outputstart = 0 s
		stop = 5 us
Use, deplication, or disclosure by the Government is subject to		step = 5 ns
restrictions as set forth in subparagraph (c)(1)(11) of the Rights in		wareceb = 100 we
reconstrat usta and computer software clause at DFAHS 257 227-7013 or		16 - 811
sucharadrains (c)(1) and (c) or conservate temporar Softwars Rest		sering a up
Argora ac an can by MAL-IA, as applicants.		reitor * le-03
Reduced Burgland Barbara And		abstolils = 1 ph
555 River Cake Parkway		tesp = ST 0
	11	



Mixed-Signal IC Design Kit



Result Browser

After several simulation jobs, you can choose any of the simulation results for waveform window





Waveform Window

- After Simulation, the selected waveform will be shown in the window.
- The waveform can be digital waveform or analog waveform.
- The previously simulated data can also be shown through result browser.





Waveform Calculator

If further calculation is needed for obtaining other simulated parameters, the calculator can be used.

The calculator is invoked with **Tools** \rightarrow **Calculator** in analog artist window

🔀 Calculate	🗙 Calculator												
Window Memories Constants Options Help 14													
Ι													
Evaluate B	Evaluate Buffer 🔲 Display Stack 📃 🔷 standard 🔷 RF												
browser	vt	it	lastx	х⇔у	dwn	up	sto	rci	Sp	ecial Fu	inctions		
wave	vf	if	Cle	ear	clst	app	sin	asin	mag	In	exp	abs	
family	VS	is	en	ter	undo	eex	COS	acos	phase	log10	10**x	int	
erplot	vdc	idc	-	7	8	9	tan	atan	real	dB10	y**x	1 <i>1</i> x	
plot	ор	opt	+	4	5	6	sinh	asinh	imag	dB20	x**2	sqrt	
printvs	vn	var	*	1	2	3	cosh	acosh	fl	f2	_f3	f4	
print	mp			0		+1-	tanh	atanh					



Parametric Sweep

Invoke by Tool \rightarrow Parametric Analysis

	🛰 Parametric Analysis – spectreVerilog		treVerilog(1): mixSigLib tutorial schematic	
		Tool Setup Analysis		Help
Nested simulation can also be used Start the sweep simulation		Sweep 1 Range Type From/To Step Control Auto	Variable Name vod	Add Specification
🗙 Parametric	Analysis - spectreVe	erilog(1): mixSigLib tutorial scher	natic	
Tool Setup	Analysis			Help 1
Sweep 1	Start Start - Selected Pause Pause Now	Variable Name vcč	Add Specification 🖃	
Range Type	Continue	From	То	
Step Control	Show Points	All Sorted All Selected Sorted Selected	Se	elect 🔎
			99	Mixed-Signal IC Design K



AHDL Debugger

File Control Set Show Tools

M

HDLdebug - Ventog-A/SpectreHDL Debugger

Objects:

. D X

Harles

Tools: 🧕

For the HDL design, the Verilog-A is capable of interactive debug to help check the simulation process.





Feature of HDL debug

- Set breakpoints in modules
- Step line-by-line through code, step over, or step into functions and force a return from a function
- Run, stop, resume or reset a simulation
- View the value of variables, or display the changing values of variables as simulation progresses
- probe node/branch voltages and currents
- Move the scope up and down the function call stack, inspecting arguments and variables in user-defined functions.



Layout Integration and Verification for Mixed-Signal Design

Note : Most of the layout design issues follow the cell-based design approach, please refer to the *Cell-Based Physical Design and Verification* training manual and CIC PDS document *PDS-*030612-01-000.pdf



Layout Integration Flow



Mixed-Signal IC Design Kit



Prepare Data for SE

- LEF file
- Verilog file
- CTLF/TLF file



Prepare Data for SE : LEF File

- Definition:
 - LEF (Library Exchange Format) pin and boundary information
- Place and Route tool needs pin and boundary information for block routing.
- The manual layout contains only geometry information, need to define pin location and information for P&R tool.

CIC

LEF File of TSMC .35um 2P4M

- Digital core & IO:
 - Standard cell: *tcb773p_4lm-cic.lef*
 - IO pad: tpz773pn_4lm-cic.lef
- Analog IO:
 - IO pad: tpz773pn_analog_4lm.lef
- Custom analog block:
 - Generate the LEF file by *Cadence Abstract Generator*



Cadence Abstract Generator

- Cadence Abstract Generator is a library modeling tool for creating layout abstracts from detailed layout information for standard cells, macro blocks, and IO cells.
- The abstracts generated are based on physical (layout) and logical data, process technology information, and specific cell-modeling requirements.
- After abstract generation, a LEF file will be generated for Silicon Ensemble Verilog in.



Cadence Abstract Generator Flow



Supply Information about process technology from an existing tech.dpux file, by mapping GDSII files, or by importing LEF or DFII.

Set the location where your cell views are stored.

Import layout (Stream GDSII or DEF) and/or logical data (Verilog or TLF).

Partition library cells into mutually exclusive sets for processing.

Run the three abstract generation steps – Pins, Extract, and Abstract.

Run checks to detect any problems in the abstracts generated.

Generate LEF descriptions of the abstracts generated.

108


• Technology information provides details of the process technology to be used during IC fabrication, including names of layers, colors, and fill patterns; GDSII layer mapping data; and design rules for different layers and vias.



109



Opening a Library

• Included in the technology information are the names and paths of the library or libraries you want to process. The Abstract Generator reads in this information and lists the libraries in the *Library* form.



Importing Data

• After you specify technology information and set the library, you have to import information on the cells for which you want to create abstracts.





Distributing Cells

- Central to the Cadence Abstract Generator is the concept of "bins", which provide a simple means of distributing the cells in a library into a number of mutually exclusive sets.
- Four main types of cells can be processed: Core, IO, Corner, and *Block*. The other *Ignore* bin can be used to store cells that you do not want to process.



Generating Abstracts

- Pins:
 - The Abstract Generator creates a place-and-route boundary for the cell and starting pin shapes for each of the nets to be extracted.
- Extract:
 - The Abstract Generator derives which shapes are connected to which nets by tracing the connectivity from the *pin* purpose shapes created during the Pins step.



Generating Abstracts

- Abstract:
 - The Abstract Generator adjusts the pin shapes created during the extract step to create the final shapes required by the place-androute tools. It then fractures these pin shapes into rectangles.
 - Next, the Abstract Generator applies a layer blockage model selected by the user to create the final blockage geometry in the abstract. The blockage geometry is then fractured into rectangles.
 - It then removes from the abstract all layers other than those with purpose *pin*, *blockage*, or *boundary*, and deletes the instance hierarchy. At this stage all the required geometry is at the top level of the abstract.
 - The Abstract Generator then annotates grid lines onto the abstract view and calculates grid pitches if these are not already present. It adjusts the placeand-route boundary to be a multiple of the grid pitches.





- Verify:
 - During the verify step, terminals are compared for any differences that might exist between logical and abstract views. Pin and geometry information on manufacturing grids is checked and each abstract is tested within the target place-and-route system.



Exporting

- If you are using Silicon Ensemble to place-and-route a design that references cells contained in your library, you will have to generate LEF descriptions of your abstracts.
 Export LEF provides this function, translating the abstracts into library exchange format, which can be used as input to Silicon Ensemble.
- Modify analog block LEF file, *only keep Macro data*. Remove the Technology and Row data form analog block LEF file.



Prepare Data for SE

- LEF file
- Verilog file
- CTLF/TLF file



- In order for P&R tools to route the connect between analog and digital blocks, the analog block must be in verilog netlist and connected.
- If you are designing a chip, you have to add io pads and power pads into the netlist before you import it.
- You can import either a verilog or a DEF as your design netlist.
- A standard cell verilog model is needed as verilog reference.

CIC Verilog File of TSMC .35um 2P4M

- Digital core & IO:
 - Standard cell: *tcb773p.v*
 - IO pad: *tpz773pn-cic.v*, *filler.v*
- Analog IO:
 - IO pad: tpz773pn_analog-cic.v
- Custom design:
 - Digital & Analog module, including IO pads



Module Declaration

- Since there might not be any Verilog statement that can model the analog block, the analog block contains only I/O port information.
- Must be enabled **Don't Touch** when synthesis.
 - Using Attributes \rightarrow Optimization Directives \rightarrow Design

module A_module_1(J, T, Y);
input [7:0] J, T;
output Y;
endmodule

module core_top(clk, In, Y)
input clk ;
input [5:0] In ;
Output Y ;

latcha La1(clk, In, J); A_module_1 IM1(J, T, Y); endmodule **CIC Top Level Verilog Netlist Integration**

• The final chip must contain I/O pads , these I/O information were also provided by Verilog netlist.

module CHIP (Tclk, TBin, TY);
input Tclk;
input [5:0] TBin;
output TY;

wire Wclk; wire [5:0] WBin; wire WY;

//OUTPUT IO PAD C PDIANA2P oY(TY,WY);

//INPUT IO PAD C

PDIZ iCLK(.PAD(Tclk),.C(Wclk));

PDIZ iBIN0(.PAD(TBin[0]),.C(WBin[0])); PDIZ iBIN1(.PAD(TBin[1]),.C(WBin[1])); PDIZ iBIN2(.PAD(TBin[2]),.C(WBin[2])); PDIZ iBIN3(.PAD(TBin[3]),.C(WBin[3])); PDIZ iBIN4(.PAD(TBin[4]),.C(WBin[4])); PDIZ iBIN5(.PAD(TBin[5]),.C(WBin[5])); //POWER IO

I/O powers

PVSS2Z VSS_0(.IOVSS(IOVSS)); PVDD2Z VDD_0(.IOVDD(IOVDD)); PVSS3P VSS_1(.TAVSS(TAVSS)); PVDD3P VDD_1(.TAVDD(TAVDD)); ↓ internal power PVSS1Z INT_VSS_0(.VDD(VDD)); PVDD1Z INT_VDD_0(.(VSS(VSS)); PCORNERZ corner1(); ← Corner cells PCORNERZ corner2(); PCORNERZ corner3(); PCORNERZ corner4();

```
core_top TOP ( Wclk, WBin[5:0], WY );
endmodule
Core cell
Mixed-Signal IC Design Kit
```



Prepare Data for SE

- LEF file
- Verilog file
- CTLF/TLF file



Prepare Data for SE : CTLF/TLF File

• Definition:

CTLF (Compiled Timing Library Format)

• You need to import compiled timing library (CTLF) by reading in GCF (general constraint format) file for exporting Verilog file.



environment.gcf

(gcf (header (version "1.3") (TIME_SCALE 1.0E-9) (CAP_SCALE 1.0E-12) (globals (globals_subset environment (process 1.0 1.0) (voltage 3.3 3.3) (temperature 0 100) (extension "CTLF_FILES" ('tlf/tcb773pwc.ctlf' 'tlf/tpz773pnwc-cic.ctlf' 'tlf/tpz773pn_analogwc-cic.ctlf' 'tlf/IMatrix8x8.ctlf' (operating_conditions "typical" 1.0 3.3 25.0)

GCF File



TLF Format





Example of TLF File

	Pin(Y
Header(Pintype(Data)
Library(" IMatrix8x8 ")	Pindir(Output)
Date(" ")	
 Cell(IMatrix8x8	Path(J[6:0] *> Y 01 01 Delay(ioDelayRiseModel0) Slew(SlopeRiseModel0))
Celltype(Seq) Model(ioDelay	Path(J[6:0] *> Y 10 01 Delay(ioDelayRiseModel0) Slew(SlopeRiseModel0))
 Pin(J[6:0] Pintype(Data) Pindir(Input)	Path(J[6:0] *> Y 01 10 Delay(ioDelayRiseModel0) Slew(SlopeRiseModel0)) Path(J[6:0] *> Y 10 10 Delay(ioDelayRiseModel0) Slew(SlopeRiseModel0))
 Pin(T[6:0]	Path(T[6:0] *> Y 01 01 Delay(ioDelayRiseModel0) Slew(SlopeRiseModel0))
Pintype(Data) Pindir(Input)	Path(T[6:0] *> Y 10 01 Delay(ioDelayRiseModel0) Slew(SlopeRiseModel0))
	Path(T[6:0] *> Y 01 10 Delay(ioDelayRiseModel0) Slew(SlopeRiseModel0))
	Path(T[6:0] *> Y 10 10 Delay(ioDelayRiseModel0) Slew(SlopeRiseModel0))
)



Compiled TLF File

- SE only reads in the compiled timing library format.
- Using *tlfEncrypt* command to generate the CTLF file.
 - /usr/cadence/DSMSE/cur/tools/tlfUtil/bin/tlfEncrypt
 - Usage: tlfEncrypt <input_file> <out_file>



- Digital core & IO:
 - Standard cell: *tcb773pwc.ctlf*
 - IO pad: *tpz773pnwc-cic.ctlf*
- Analog IO:
 - IO pad: *tpz*773pn_analogwc-cic.ctlf
- Custom analog block:
 - Create TLF file and use *tlfEncrypt* command to generate the CTLF file



Layout Integration

- After preparing the data for SE, standard Place & Route flow with hard macro can be used for mixed-signal circuit layout generation.
- The major differences are the I/O pads and power/ground route.
- 0.35um cell library used TSMC I/O pads for digital pads and analog pads.



Place IO Constraints

Create *placeIO.ioc* file for SE Place IO.





SE Startup

- Before start SE, create a directory named *dbs* to store saved data. (Please use SE *v5.4* above)
- Copy se.ini file, CIC provided to working directory.
- In Unix command line, enter

seultra -m=200&

SE start with limit 200 MB virtual memory.

- The initial environment is read form **se.ini** file.
- You can set selectability(SI) and visibility(VI) form object selection windows.



Import LEF File

- Before creating a design database, you need a library database that contain technology rule and information of cells that used in your design.
 - Import LEF file: tcb773p_4lm-cic.lef, tpz773pn_4lm-cic.lef, and tpz773pn_analog_4lm.lef
- Add analog block information by the same way for SE.
- Save your design at some step is always a good ideal.



Import Timing Library

- After APR, it needs to export Verilog for LVS. In addition, to export Verilog needs the timing library. Use import Timing commands by adding the *environment.gcf* provided by CIC to the timing library database.
- Environment.gcf file defines the path of timing library.
 - CIC provided *tcb773p-cic.ctlf*, *tpz773pn-cic.ctlf*, and *tpz773pn_analog-cic.ctlf* file for SE to import timing library.
 - The timing library of analog block should be also added the same way for SE.



Import Verilog File

- CIC provided *filler.v*, *tcb773p.v*, *tpz773pn-cic.v*, and *tpz773pn_analog-cic.v* file for SE to import Verilog as the library reference.
- To import the verilog file of analog block by the same way for SE.
- The verilog reference library should be imported first, then importing the chip verilog files.



Initiate Floorplan

• Set the two environment variables to ensure io row and corner row contact tightly.

Set var plan.iorow.snapgrid.x 1

Set var plan.iorow.snapgrid.y 1

- Enable *Flip Every Other Row* and *Abut Rows* with Row Spacing "0" on Core Area Parameters.
- Let Block Halo Per Side the same as IO to Core Distance.
 - Analog Block includes power rails, SE just can offer one power rails for digital block.
- SE automatically calculate the core area form given value.
- In CIC 0.35 process, METAL1 and METAL3 are defined as horizontal routing layers, METAL2 and METAL4 are defined as vertical routing layers.



Place Analog Block

- Select the block and move it to the desired location.
- Place blocks with Optimize routablility by setting Span On.
- Place blocks along the edges of core area, preferably in a corner of the core.
- Use Floorplans → Update Core Rows after all blocks placed.
- Set Global Block Hale in Update Core Rows windows to reserve spacing for block power ring.



Plan Power

- Use Route → Plan Power, delete power path that analog block does not routed.
- Modify the following variables in PP Add Rings form.
 - Nets name: "VDD VSS"
 - Ring Layer: METAL3 for Horizontal
 - METAL2 for Vertical
 - Core Ring Width the same as Block Ring Width
- Modify the variables in PP Add Stripes form, if you need.



Add PRDIODE

- To support a separate the analog and digital power scheme
 - Using power cut cells(*PRDIODE*), if you want to have clear power for analog block or your design has two or above kinds of analog power provider PVDDXPX and PVSSXPX.
 - Use Place \rightarrow Filler Cells \rightarrow Add Cells
 - Model: PRDIODE
 - Prefix: PRDIODE
 - Area: Click and drag across the area you want with left mouse button.
- The add prdiode pads can NOT be remove.
- Do this step MUST be before then Add IO Filler step.



Add IO Filler

- Connect io pad power bus by insert IO filler.
- Add form wider filler to narrower filler.
 - Use Place \rightarrow Filler Cells \rightarrow Add Cells
 - Model:

PFEED20Z, PFEED10Z, PFEED8Z, PFEED5Z, PFEED4Z, PFEED2Z, PFEED1Z

• Prefix:

PFEED20Z, PFEED10Z, PFEED8Z, PFEED5Z, PFEED4Z, PFEED2Z, PFEED1Z

- The add IO fillers can NOT be remove.
- Do this step MUST be before then WRoute step.



Placement

- Place -> Cells
- Qplace include three placement phases
 - Global placement phase partitions the netlist hierarchically and initially places the cells
 - Detailed placement phase swaps individual cell location
 - Annealing refinement phase snaps cells to rows and remove overlaps



Connect Rings

- Stripe
 - Connect stripes to the closet power ring
- Block
 - Connect block pins to the closet power ring
- IO PAD
 - Connect power pad to power ring
- IO Ring
 - Run SROUTE FOLLOWPIN on IO ROWs
- Follow Pins
 - Run SROUTE FOLLOWPIN on CORE ROWs



Use Ultra Router

- The ultra router consists of several phases.
 - Global routing
 - Final routing
 - Search and repair
 - Final clear-up



Verification for Mixed-Signal Design

Note : Mentor Calibre is used in TSMC 0.35um 2P4M for verification flow (DRC, LVS, LPE). Please refer to CIC PDS document, *PDS-030616-00-000.pdf*



Prepare for Layout Verification

- Using Calibre DRC and LVS for layout verification.
- In SE, you need to export Verilog and GDSII file:
 - using File \rightarrow Export \rightarrow Verilog... to export Verilog file.
 - using File \rightarrow Export \rightarrow GDSII... to export GDSII file.
 - Choose the *gds2.map* file to add text
 - Set suitable value of *OUTPUT.ORIGIN.X* and *OUTPUT.ORIGIN.Y* to avoid the DRC error


Read into DFII Library

- After exporting GDSII file from SE, this GDSII file need to be read into DFII library first. Then, stream out GDSII file from DFII library for DRC, LVS, and tape out.
- In CIW, using *File → Import → Stream* to import the GDSII file generated by SE.
 - In options, turn on *Case Sensitivity "preserve"* and *Retain Reference Library (No Merge)*
 - Make sure the reference library can be found in Library Manager (modify the cds.lib). It's better that there is only the reference library in Library Manager.



Modify Layout

- As the layout of PRDIODE reveals, the guard bands within the PRDIODE are not aligned with the left and right side of the cell boundary.
- For VDD band connect side:
 - The highest VDD
 - The most IO pad
 - The analog power
- For VSS band connect side:
 - The lowest VSS
 - The most IO pad
 - The analog power
- Connect layer ONLY using **METAL4** drawing





Export Layout

- In Virtuoso, delete the original power and IO routing of analog block. Then, route the suitable wide line for power and IO pin of analog block.
- In CIW, using *File* → *Export* → *GDSII*
 - In options, turn on *Case Sensitivity "preserve"*, but turn off *Retain Reference Library (No Merge)*



Calibre DRC Flow

- Edit the Calibre DRC runset file (*tsmc35DRC.cal*):
 - Layout Path
 - Layout Primary
 - Include 'Calibre-drc-cur', the Calibre-drc-cur is linked to the DRC command file "CM35S5_4M.22b"
- Run the batch mode of Calibre DRC:
 - calibre -drc -hier tsmc35DRC.cal



Calibre LVS Flow

- Using "*v2lvs*" command of Calibre to translate the Verilog file from SE to the netlist for LVS.
 - Add the verilog module and subckt of analog block in tsmc35_lvs_ms.v and tsmc35_lvs_ms.spi, respectively.
 - v2lvs -v Verilog -l tsmc35_lvs_ms.v -o Output_netlist -s tsmc35_lvs_ms.spi -c cic -n
- Edit the Calibre LVS runset file (tsmc35DRC.cal):
 - Layout Path & Primary
 - Source Path & Primary
 - Include 'Calibre-lvs-cur', the Calibre-lvs-cur is linked to the DRC command file "*cali035pMM5V_2P4M.lvs*"



Calibre LVS Flow (Cont.)

- Add analog block as *LVS BOX* in LVS command file (cali035pMM5V_2P4M.lvs)
 - LVS BOX Analog_Block_Name
- Run the batch mode of Calibre LVS:
 - calibre -lvs -spice layout.spi -hier -auto tsmc35LVS.cal



Post-Layout Simulation for Mixed-Signal Design

Note : Please refer to the *TimeMill/PowerMill/PathMill* training manual

CIC

Mixed Signal Parasitic Simulation

- Circuit in realistic contains parasitic elements which will affect system performance
- Post- layout simulation include parasitic elements into the complete design for verifying the overall design performance.
- Factors should be considered :

What elements to be modeled ?

- Interconnect loading capacitance
- Interconnect wire resistance
- Interconnect coupling capacitance
- Power/Ground parasitic elements
- Substrate resistance

What flow to be used ?



Flows for Parasitic Simulation

• Complete elements extraction with layout extraction tools(such as Calibre)

The extracted netlist is in SPICE netlist format, use spice tools or transistor level simulator(such as timemill, star-sim ...) for simulation.

Separated extraction for digital and analog netlist
Digital - Standard Delay Format(SDF)
Analog-SPICE netlist



Transistor Level Post-Layout Simulation

- Due to the restriction of cell library, the complete chip simulation with Cadence MSPS flow might be troublesome.
- Use timemill for post-layout simulation at current stage.
- The tool is now installed in CIC, invoking with queue system.
- Refer to the timemill training manual for timemill usage flow.



Timemill Job Flow



Ftp layout to CIC's account

qepiclpe35a: replace cell layout view

gentech : generate technology file

vi/edit stimulus file, configuration commands

perform simulation



Timemill Input Stimulus File

- Create input stimulus file which specify type of input signals SIN voltage source
 - TimeMill syntax:
 - $(t=VSIN)(en=element_name)(so=n+)(dr=n-)(v=dc,pa,<\!freq,<\!td,<\!df,<\!pd>>>>);$
 - SPICE syntax:

Vname n+ n- dc SIN(dc pa <freq <td <df <pd>>>>)

EXP voltage source

- TimeMill syntax:

 $(t=VEXP)(en=element_name)(so=n+)(dr=n-)(v=v1,v2,<td1,<tau1,<td2,<tau2>>>);$

- SPICE syntax:

Vname n+ n- EXP(v1 v2 <td1 <tau1 <td2 <tau2>>>>)



Reference

- Mixed-Mode Simulation and Analog Multilevel Simulation Resve Saleh, Shyh-Jye Jou, A. Richard Newton Kluwer Academic 1994
- Affirma Mixed-Signal Circuit Design Environment User Guide, Cadence
- Affirma Analog Artist Mixed-Signal Design Series, cadence
- Analog Modeling with Verilog-A,cadence
- Understanding Mixed-Signal Simulation, http://www.vhdl-ams.com/literature_link.htm
- VHDL-AMS Guide to Mixed-Signal Simulation, http://www.vhdl-ams.com/literature_link.htm