

38th International Electronics Manufacturing Technology (IEMT) Conference 2018

Modeling of Molded Electronic Package Warpage Characteristic with Cure Induced Shrinkage and Viscoelasticity Properties

Wei Keat Loh Intel Technology Sdn Bhd Malaysia wei.keat.loh@intel.com

Chih Chung Hsu CoreTech System (Moldex3D) Taiwan jimhsu@moldex3d.com Ron W. Kulterman Flex Ltd, Austin Tx. USA ron.kulterman@flex.com

Haley Fu iNEMI Shanghai haley.fu@inemi.org





2018-09-05 restricted



iNEMI: Warpage Characteristics of Organic Packages, Phase 4



warpage measurement metrology



Project Scopes in Phase 4 SOW

- Characterize emerging electronic packaging technology dynamic warpage behavior to develop a better understanding of the current development of package construction and material development as listed in Table I.
 - Silicon Interposer and Embedded Silicon Bridge with different package stiffeners and constructions for Heterogeneous Packaging Solution
 - Next generation of POP packages that leverages wafer level process for package construction which include Panel and Wafer level molding. These also include the use of new fiber reinforced mold material for warpage control.
 - System In Package/Multi Chip Package (BGA) with different configuration and layout.
 - Embedded Package (embedded silicon, actives and passives)

Assess the impact of Low Temperature Solder (LTS) on package dynamic warpage requirement

- To assess the impact of lower temperature solder on package warpage for those packages collected in Phase 2 and 3.
- To establish the risk level based on package technology with respect to warpage only.

Assessment the use FEA in optimizing package warpage

- Establish modeling optimization approach and tools requirement to enable higher accuracy prediction technique
- Compare modeling with experiment data and identify potential gaps for further development in FEA technique

Content



- Background and motivation
- Modeling approach and governing equations
- Sensitivity Studies
- Summary

Disclaimer: The work here covers some feasibility study which collaborated with iNEMI and we are not endorsing any software in particular.





Multi-physics in Assembly Process



Current Modeling Approach is it Adequate?



Significant effort needed to account for multi-physics interaction in packaging assembly for warpage prediction Many commercial available modeling tools are still working to refine the modeling needs.





Moldex3D



Coupled mold flow, curing kinetics, visco-elasticity and shrinkage and conjugate heat transfer in one environment





Material Characterization in Moldex 30

Laboratory









PerkinElmer'





Instruments





PT-6800 Specific volume with curing (PVTC)





H5DR Thermal conductivity

MCR 502 Rotation and oscillation tests for viscoelastic properties

TMA 4000 Coefficient of thermal expansion



Test Model for Demonstration

Mold flow direction

Package size: 12x12mm Package thickness: 0.61mm Mold thickness: 0.45mm

Materials	Modulus (MPa)	CTE (ppm)
Silicon	172800	3
Substrate	18190	14.4
Copper	110000	17
Dielectric	13170	6.3
Mold	Viscoelasticity	PVTC





Mold Flow Governing Equations

Mass balance



Post mold cure analysis

Gate

Cavity

Curing Kinetics Mold Material Properties



The combined model to investigate the curing kinetics of the given mold because of its ability to accurately predict the experimental data. The combined model can be expressed as follows:



Time (s)





Structural Stress Governing Equations

Stress balance

$$\nabla \cdot \mathbf{\sigma}(t) = 0,$$

$$\sigma = \mathbf{C}(\varepsilon - \varepsilon^{PVTC}), \varepsilon = \frac{1}{2}(\nabla \mathbf{U} + \nabla \mathbf{U}^{T})$$



Compute for thermal and cure induced strains can be expressed in the following PVTC equation for epoxy:

$$\varepsilon^{PVTC} = VS(P, V, T, C)$$





PVTC Mold Material Properties

The two domain modified Tait model is used to formulate the specified volume of resin as below:

$$\frac{1}{V} = \frac{1}{V_{uncured}} (1 - \alpha) + \frac{1}{V_{cured}} \alpha$$

$$V_{cured/uncured} = V_0 \left[1 - C \ln \left(1 + \frac{p}{B} \right) \right]$$

$$V_0 = \begin{cases} b_{1S} + b_{2S}\overline{T} &, \text{ if } T \leq T_t \\ b_{1L} + b_{2L}\overline{T}, \text{ if } T > T_t \end{cases}$$

$$B = \begin{cases} b_{3S} \exp \left(-b_{4S}\overline{T} \right), \text{ if } T \leq T_t \\ b_{3L} \exp \left(-b_{4L}\overline{T} \right), \text{ if } T > T_t \end{cases}$$

$$T_t = b_5 + b_6 P$$

$$\overline{T} = T - b_5, C = 0.0894$$





Viscoelasticity Governing Equations

• C is a tensor and function of relaxation

modulus E(t, T,) curve:

$$\mathbf{C} = C_{ijkl} = \frac{E(t)}{2(1+\nu)} \left(\delta_{ik} \delta_{jl} + \delta_{il} \delta_{jk} \right) + \frac{\nu E(t)}{(1+\nu)(1-2\nu)} \delta_{ij} \delta_{kl}$$



Viscoelasticity of Mold Materials

• Relaxation stiffness in VE analysis:

 $E(T,C,t) = E(T_{ref},C_{ref},t/a)$

where the temperature and curing shift factor

$$\log a_{T} = \frac{-C_{1}(T - T_{ref})}{C_{2} + T - T_{ref}}$$

$$\log a_{C} = a_{1}C^{n} + a_{2}C^{(n-1)} + \dots + a_{0}$$





Loading Boundaries Condition





Mold Flow Simulation

The mold flow front encapsulates the cavity uniformly and has the potential to trap voids underneath the chip in C4 region.





Effect of Detail vs Homogeneous Model



17



Effect of PVTC Properties



PVTC properties captures the volumetric change as a function of temperature for uncured and cured mold

The impact of mold shrinkage is significant. Typical FEA doesn't account for chemical shrinkage





Dynamic Warpage of Package



During the reflow cycle, the package warpage changes as a function of temperature. The package started off concave (-ve) at room temperature, then morph to convex at elevated temperature



Effect of Tg as a function of curing degree



"DiBenedetto equation " is usually adopted for modeling the Tg as a function of conversion rate of reaction the curing shift factor, ac, utilizes Vogel model





Effect of Tg



21

ELECTRONICS PACKAGING SOCIETY

Summary

- Capturing the packaging assembly process involved requires significant effort in refining the assumptions, the numerical approach, and the analytical approach.
- The sensitivity model studied here only covered the molding process by capturing the mold flow and structural analysis based on fluid dynamics, PVTC, viscoelasticity with corresponding analytical equations and non-linear properties.
- The in-mold cure shrinkage which was represented by PVTC data, played a significant role in determining the final package warpage.
- A higher cure shrinkage can yield a higher package warpage.
- The impact of mold cure conversion rate on Tg and PVTC can change the characteristic of package warpage from uncured to fully cured mold.
- The modeling demonstrated that a higher cured Tg mold gives rise to a lower package warpage.
- The additional reflow cycles included in the model increases the package warpage as the result of changes in the viscoelasticity and stress relaxation.
- The next logical step is to evaluate other modeling approaches and validation that can mimic the actual assembly process as close as possible to enhance the prediction capability.



Package Technology Dynamic Warpage Measurement



Generous Donation of Samples from Industry

Package Type	Design	Phase 2 and 3 Package Consideration	Phase 4 Package Consideration (New focus areas)		
PoP	Overmold TMV®		New PoP package (InFo-Integrated Fan out, WLP-wafer level packaging) Integrated memory and logic packages Latest MCeP (Molded Core Embedded Substrate) packages		
	Expose Die TMV®				
	Bare Die PoP			Photo source: Prismark/Binghamton University	
	Interposer PoP			Open-Silicon High-Speed Link Wide Data Path	
	Pre-stack PoP		ance - MCP		
	MCeP®	New va		Interposer ASIC	
	PoP Memories			ceft 7-1	
SiP	Overmold Multiple		Modem and High Bandwidth Memory	Stiffener	
	Chip Package (MCP)		I ackages		
FBGA	Overmold single die package			Substrate Memory	
FCBGA	with single or multi dies		Multi-chip packages	Industry	
FCBGA with Lid	Organic and ceramic substrate		Silicon Interposer Packages and embedded bridge	Standard 2.5D	
PBGA	Ranges				

Focusing on new and advance package technologies

Pictures are mainly for illustration only