

#### **GPU Teaching Kit**

Accelerated Computing



### Lecture 2.1 - Introduction to CUDA C

CUDA C vs. Thrust vs. CUDA Libraries

## Objective

- To learn the main venues and developer resources for GPU computing
  - Where CUDA C fits in the big picture

## **3 Ways to Accelerate Applications**





### Libraries: Easy, High-Quality Acceleration

- Ease of use: Using libraries enables GPU acceleration without indepth knowledge of GPU programming
- "Drop-in": Many GPU-accelerated libraries follow standard APIs, thus enabling acceleration with minimal code changes
- Quality: Libraries offer high-quality implementations of functions encountered in a broad range of applications

## **GPU Accelerated Libraries**





### **Vector Addition in Thrust**

thrust::device\_vector<float> deviceInput1(inputLength); thrust::device\_vector<float> deviceInput2(inputLength); thrust::device\_vector<float> deviceOutput(inputLength);

thrust::transform(deviceInput1.begin(), deviceInput1.end(), deviceInput2.begin(), deviceOutput.begin(), thrust::plus<float>());



# Compiler Directives: Easy, Portable Acceleration

- Ease of use: Compiler takes care of details of parallelism management and data movement
- Portable: The code is generic, not specific to any type of hardware and can be deployed into multiple languages
- Uncertain: Performance of code can vary across compiler versions



Compiler directives for C, C++, and FORTRAN

#### #pragma acc parallel loop copyin(input1[0:inputLength],input2[0:inputLength]), copyout(output[0:inputLength]) for(i = 0; i < inputLength; ++i) {</pre>

```
output[i] = input1[i] + input2[i];
}
```

Programming Languages: Most Performance and Flexible Acceleration

- Performance: Programmer has best control of parallelism and data movement
- Flexible: The computation does not need to fit into a limited set of library patterns or directive types
- Verbose: The programmer often needs to express more details

# **GPU Programming Languages**





## CUDA - C





#### **GPU Teaching Kit**

Accelerated Computing



### Lecture 2.2 - Introduction to CUDA C

Memory Allocation and Data Movement API Functions

## Objective

- To learn the basic API functions in CUDA host code
  - Device Memory Allocation
  - Host-Device Data Transfer

### Vector Addition – Traditional C Code

```
// Compute vector sum C = A + B
void vecAdd(float *h A, float *h B, float *h C, int n)
{
    int i;
    for (i = 0; i < n; i++) h C[i] = h A[i] + h B[i];
}
int main()
    // Memory allocation for h A, h B, and h C
    // I/O to read h A and h B, N elements
    ...
    vecAdd(h A, h B, h C, N);
```



}

### Heterogeneous Computing vecAdd CUDA Host Code





#include <cuda.h>
void vecAdd(float \*h\_A, float \*h\_B, float \*h\_C, int n)
{
 int size = n\* sizeof(float);
 float \*d\_A, \*d\_B, \*d\_C;
 // Part 1
 // Allocate device memory for A, B, and C
 // copy A and B to device memory

// Part 2

// Kernel launch code - the device performs the actual vector addition

// Part 3

// copy C from the device memory

// Free device vectors

### **Partial Overview of CUDA Memories**



- Device code can:
  - R/W per-thread registers
  - R/W all-shared global memory
- Host code can
  - Transfer data to/from per grid global memory

We will cover more memory types and more sophisticated memory models later.



### **CUDA Device Memory Management API functions**



- cudaMalloc()
  - Allocates an object in the device <u>global memory</u>
  - Two parameters
    - Address of a pointer to the allocated object
    - Size of allocated object in terms of bytes
- cudaFree()
  - Frees object from device global memory
  - One parameter
    - Pointer to freed object

### Host-Device Data Transfer API functions



- cudaMemcpy()
  - memory data transfer
  - Requires four parameters
    - Pointer to destination
    - Pointer to source
    - Number of bytes copied
    - Type/Direction of transfer
  - Transfer to device is asynchronous

### **Vector Addition Host Code**

```
void vecAdd(float *h_A, float *h_B, float *h_C, int n)
{
    int size = n * sizeof(float); float *d_A, *d_B, *d_C;
    cudaMalloc((void **) &d_A, size);
    cudaMemcpy(d_A, h_A, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d_B, size);
    cudaMemcpy(d_B, h_B, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d_C, size);
```

```
// Kernel invocation code - to be shown later
```

```
cudaMemcpy(h_C, d_C, size, cudaMemcpyDeviceToHost);
cudaFree(d_A); cudaFree(d_B); cudaFree (d_C);
```

}

### In Practice, Check for API Errors in Host Code

```
cudaError_t err = cudaMalloc((void **) &d_A, size);
```

```
if (err != cudaSuccess) {
    printf("%s in %s at line %d\n", cudaGetErrorString(err), __FILE__,
    __LINE__);
    exit(EXIT_FAILURE);
}
```



#### **GPU Teaching Kit**

Accelerated Computing



### Lecture 2.3 – Introduction to CUDA C

Threads and Kernel Functions

## Objective

- To learn about CUDA threads, the main mechanism for exploiting of data parallelism
  - Hierarchical thread organization
  - Launching parallel execution
  - Thread index to data index mapping

### Data Parallelism - Vector Addition Example





## **CUDA Execution Model**

- Heterogeneous host (CPU) + device (GPU) application C program
  - Serial parts in host C code
  - Parallel parts in device SPMD kernel code



### From Natural Language to Electrons



©Yale Patt and Sanjay Patel, From bits and bytes to gates and beyond



## A program at the ISA level

- A program is a set of instructions stored in memory that can be read, interpreted, and executed by the hardware.
  - Both CPUs and GPUs are designed based on (different) instruction sets
- Program instructions operate on data stored in memory and/or registers.

### A Thread as a Von-Neumann Processor

A thread is a "virtualized" or "abstracted" Von-Neumann Processor



### **Arrays of Parallel Threads**

- A CUDA kernel is executed by a grid (array) of threads
  - All threads in a grid run the same kernel code (Single Program Multiple Data)
  - Each thread has indexes that it uses to compute memory addresses and make control decisions



### **Thread Blocks: Scalable Cooperation**



- Divide thread array into multiple blocks
  - Threads within a block cooperate via shared memory, atomic operations and barrier synchronization
  - Threads in different blocks do not interact

### blockIdx and threadIdx

- Each thread uses indices to decide what data to work on
  - blockIdx: 1D, 2D, or 3D (CUDA 4.0)
  - threadIdx: 1D, 2D, or 3D
- Simplifies memory addressing when processing multidimensional data
  - Image processing
  - Solving PDEs on volumes



🐵 NVIDIA

ILLINOIS



### **GPU Teaching Kit**

Accelerated Computing



# Lecture 2.4 – Introduction to CUDA C

Introduction to the CUDA Toolkit

# Objective

- To become familiar with some valuable tools and resources from the CUDA Toolkit
  - Compiler flags
  - Debuggers
  - Profilers

# **GPU Programming Languages**



## CUDA - C



# **NVCC Compiler**

NVIDIA provides a CUDA-C compiler

- nvcc

- NVCC compiles device code then forwards code on to the host compiler (e.g. g++)
- Can be used to compile & link host only applications

# Example 1: Hello World

```
int main() {
    printf("Hello World!\n");
    return 0;
}
```

- 1. Build and run the hello world code
- 2. Modify Makefile to use nvcc instead of g++
- 3. Rebuild and run

# **CUDA Example 1: Hello World**

```
_global__ void mykernel(void) {
}
int main(void) {
    mykernel<<<1,1>>>();
    printf("Hello World!\n");
    return 0;
}
```

- 1. Add kernel and kernel launch to main.cu
- 2. Try to build



# **CUDA Example 1: Build Considerations**

- Build failed
  - Nvcc only parses .cu files for CUDA
- Fixes:
  - Rename main.cc to main.cu

OR

- nvcc –x cu
  - Treat all input files as .cu files

- 1. Rename main.cc to main.cu
- 2. Rebuild and Run

# Hello World! with Device Code

```
__global__ void mykernel(void) {
}
int main(void) {
    mykernel<<<1,1>>>();
    printf("Hello World!\n");
    return 0;
}
```

#### Output:

```
$ nvcc main.cu
$ ./a.out
Hello World!
```

#### - mykernel (does nothing, somewhat anticlimactic!)

# **Developer Tools - Debuggers**





https://developer.nvidia.com/debugging-solutions



# **Compiler Flags**

- Remember there are two compilers being used
  - NVCC: Device code
  - Host Compiler: C/C++ code
- NVCC supports some host compiler flags
  - If flag is unsupported, use –Xcompiler to forward to host
    - e.g. -Xcompiler -fopenmp
- Debugging Flags
  - g: Include host debugging symbols
  - -G: Include device debugging symbols
  - -lineinfo: Include line information with symbols

# CUDA-MEMCHECK

- Memory debugging tool
  - No recompilation necessary
    - %> cuda-memcheck ./exe
- Can detect the following errors
  - Memory leaks
  - Memory errors (OOB, misaligned access, illegal instruction, etc)
  - Race conditions
  - Illegal Barriers
  - Uninitialized Memory
- For line numbers use the following compiler flags:
  - Xcompiler -rdynamic -lineinfo

http://docs.nvidia.com/cuda/cuda-memcheck



# Example 2: CUDA-MEMCHECK

Instructions:

- Build & Run Example 2
   Output should be the numbers 0-9
   Do you get the correct results?
- Run with cuda-memcheck
   %> cuda-memcheck ./a.out
- 3. Add nvcc flags "-Xcompiler rdynamic -lineinfo"
- 4. Rebuild & Run with cuda-memcheck
- 5. Fix the illegal write

http://docs.nvidia.com/cuda/cuda-memcheck

# CUDA-GDB

- cuda-gdb is an extension of GDB
  - Provides seamless debugging of CUDA and CPU code
- Works on Linux and Macintosh
  - For a Windows debugger use NSIGHT Visual Studio Edition

http://docs.nvidia.com/cuda/cuda-gdb



## Example 3: cuda-gdb

#### Instructions:

Run exercise 3 in cuda-gdb
 %> cuda-gdb --args ./a.out

#### 2. Run a few cuda-gdb commands:

(cuda-gdb) b main //set break point at main (cuda-gdb) r //run application (cuda-gdb) l //print line context //break at kernel foo (cuda-qdb) b foo (cuda-gdb) c //continue (cuda-gdb) cuda thread //print current thread (cuda-gdb) cuda threa<u>d 10</u> //switch to thread 10 (cuda-gdb) cuda block\_\_\_\_\_ //print current block (cuda-gdb) cuda block 1 //switch to block 1 (cuda-qdb) d //delete all break points (cuda-gdb) set cuda memcheck on //turn on cuda memcheck (cuda-qdb) r //run from the beginning 3. Fix Bug

http://docs.nvidia.com/cuda/cuda-gdb

## **Developer Tools - Profilers**





https://developer.nvidia.com/performance-analysis-tools



# **NVPROF**

**Command Line Profiler** 

- Compute time in each kernel
- Compute memory transfer time
- Collect metrics and events
- Support complex process hierarchy's
- Collect profiles for NVIDIA Visual Profiler
- No need to recompile

# Example 4: nvprof

- 1. Collect profile information for the matrix add example
  - %> nvprof ./a.out
- 2. How much faster is add\_v2 than add\_v1?
- 3. View available metrics%> nvprof --query-metrics
- 4. View global load/store efficiency
   %> nvprof --metrics
   gld\_efficiency,gst\_efficiency ./a.out
- 5. Store a timeline to load in NVVP %> nvprof -o profile.timeline ./a.out
- 6. Store analysis metrics to load in NVVP
   %> nvprof -o profile.metrics --analysis-metrics
   ./a.out



# NVIDIA's Visual Profiler (NVVP)

#### Timeline



### Guided System

#### . CUDA Application Analysis

2. Performance-Critical Kernels

#### 3. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results at right indicate that the performance of kernel "Step10\_cuda\_kernel" is most likely limited by compute.

#### Reform Compute Analysis

The most likely bottleneck to performance for this kernel is compute so you should first perform compute analysis to determine how it is limiting performance.

🙈 Perform Latency Analysis

#### Apperform Memory Bandwidth Analysis

Instruction and memory latency and memory bandwidth are likely not the primary performance bottlenecks for this kernel, but you may still want to perform those analyses.

#### Rerun Analysis

If you modify the kernel you need to rerun your application to update this analysis.

if you modify the kernel you need to rerun your application to update this analysis.

A Perun Analysis

Alshares Hernary										_	
Local Loads	0	O B/N									
Local Stores	0	0 8/s									
Shared Loads	0	0 8/s									
Shared Stores	0	0.8/s									
Global Loads	0	0 8/%									
Clobal Stores	0	0 8/s									
L1/Shared Total	0	0 8/8	5		1.24		Medium		Hali		14.0
L2 Cache											
Peads	6339428	236.738 GB/s									
Writes	31414	1.173 GB/s									
Total	6370640	237.912 GB/s	-		1.0m	 	Medium		High	-	14.4
Texture Cache											
Peads	6450496	240.885 68/s	5	~	Low		Medium		High		Ma
Device Memory											
Peads.	1562634	58.355 GB/N									
Writes	7504	200.228 MB/s									
Total	1570138	58.635 GB/s	5		Low		Machiam		Hart		14.0
System Memory [PCIe c	onliguration: Gen3 x16	s cbe/s ]									
Peads	0	0 8/8									
wrtes	4	149.375 kB/s									
Total	4	149.375 kB/s	5		Lów		Medium		High		10
110	4	210.212.000	12								

#### Analysis



# Example 4: NVVP

Instructions:

 Import nvprof profile into NVVP Launch nvvp Click File/ Import/ Nvprof/ Next/ Single process/ Next / Browse Select profile.timeline Add Metrics to timeline Click on 2<sup>nd</sup> Browse Select profile.metrics Click Finish
 Explore Timeline

Explore Timeline
 Control + mouse drag in timeline to zoom in
 Control + mouse drag in measure bar (on top)
 to measure time



# Example 4: NVVP

Instructions:

- 1. Click on a kernel
- 2. On Analysis tab click on the unguided analysis



2. Click Analyze All Explore metrics and properties What differences do you see between the two kernels?

Note:

If kernel order is non-deterministic you can only load the timeline or the metrics but not both.

If you load just metrics the timeline looks odd but metrics are correct.

# Example 4: NVVP

Let's now generate the same data within NVVP





# NVTX

- Our current tools only profile API calls on the host
  - What if we want to understand better what the host is doing?
- The NVTX library allows us to annotate profiles with ranges
  - Add: #include <nvToolsExt.h>
  - Link with: -InvToolsExt
- Mark the start of a range
  - nvtxRangePushA("description");
- Mark the end of a range
  - nvtxRangePop();
- Ranges are allowed to overlap

http://devblogs.nvidia.com/parallelforall/cuda-pro-tip-generate-custom-application-profile-timelines-nvtx/

# **NVTX Profile**

8						NVIDIA Visual P	rofiler	
File View Run Help								
🖴 📟 🖳 🛯 🖳 🖏 🗣 📢	t q t   F K	K S P						
🕻 *NewSession1 🛿								
	711.5 ms	712 ms	712.5 ms	713 ms	713.5 ms	714 ms	714.5 ms	71
Process "a.out" (27465)								
Thread 2935871360								
└ Runtime API	nize		cudaStreamSynch	nronize		cudaStreamSynch	ironize	
L Driver API								
Markers and Ranges		sum			sum			sum
Profiling Overhead								
📃 [0] Tesla K40m								
Context 1 (CUDA)								
└ 🍸 MemCpy (HtoD)		Memcp	y Hto		Memcp	y Hto		
🗆 🍸 MemCpy (DtoH)	hcpy Dto		M	emcpy Dto		М	emcpy Dto	
- Computo				kernel	(float*, int, int)			
Compute	kernel	(float*, int, int)						kernel(float*,
_ ▼ 100.0% kernel/flo				kernel	(float*, int, int)			
1 100.0 % Kernel(no	kernel	(float*, int, int)						kernel(float*,
🖃 Streams								
└ Stream 13	kerne	(float*, int, int)	M	emcpy Dto	Memcp	y Hto		
L Stream 14				kernel	(float*, int, int)	М	emcpy Dto	
L Stream 15	ncpy Dto	Memcp	y Hto					kernel(float*,

# NSIGHT

- CUDA enabled Integrated Development Environment
  - Source code editor: syntax highlighting, code refactoring, etc
  - Build Manger
  - Visual Debugger
  - Visual Profiler
- Linux/Macintosh
  - Editor = Eclipse
  - Debugger = cuda-gdb with a visual wrapper
  - Profiler = NVVP
- Windows
  - Integrates directly into Visual Studio
  - Profiler is NSIGHT VSE



# **Example 4: NSIGHT**

Let's import an existing Makefile project into NSIGHT

- Instructions:
- 1. Run nsight
  - Select default workspace
- 2. Click File / New / Makefile Project With Existing CodeTest
- 3. Enter Project Name and select the Example15 directory
- 4. Click Finish
- 5. Right Click On Project / Properties / Run Settings / New / C++ Application
- 6. Browse for Example 4/a.out
- 7. In Project Explorer double click on main.cu and explore source
- 8. Click on the build icon
- 9. Click on the run icon
- 10. Click on the profile icon

# **Profiler Summary**

- Many profile tools are available
- NVIDIA Provided
  - NVPROF: Command Line
  - NVVP: Visual profiler
  - NSIGHT: IDE (Visual Studio and Eclipse)
- 3<sup>rd</sup> Party
  - TAU
  - VAMPIR











- Profile the code, find the hotspot(s)
- Focus your attention where it will give the most benefit

## Parallelize





#### Timeline



#### Guided System

#### . CUDA Application Analysis

2. Performance-Critical Kernels

#### 3. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is to bounded by computation, memory bandwidth, or instruction/memory latency. The results at right indicate that the performance of kernel "Step10, cuda\_kernel" is most likely limited by compute.

#### 🙈 Perform Compute Analysis

The most likely bottleneck to performance for this kernel is compute so you should first perform compute analysis to determine how it is limiting performance.

B Perform Latency Analysis

#### A Perform Memory Bandwidth Analysis

Instruction and memory latency and memory bandwidth are likely not the primary performance bottlenecks for this kernel, but you may still want to perform those analyses.

#### Rerun Analysis

If you modify the kernel you need to rerun your application to update this analysis.

if you modify the kernel you need to rerun your application to update this analysis.

#### JUST WE AN INTERNAL Local Loads Local Stores 0.8/5 Shared Stores 0.8/5 0.8/% **Clobal Stores** 0.8% L1/Shared Total 0 0.01 L2 Cache 6339426 236.738 GB/s Peads 31414 1.173 GB/s Writes Total 6370840 237.912 GB/s Texture Cache Peads 6450496 240,886 GB/N Device Memory Beads 1562634 58.355-085 Writes 7504 280.228 MB/s Total 1570138 58.635 GB/s System Mar [PCIe configuration: Gen3 x16, 8 Gbit/s] Peads 0.8/1 writes 4 149.375 kB/s Total 4 149.375 kB/s

#### Analysis



# **Bottleneck Analysis**

- Don't assume an optimization was wrong
- Verify if it was wrong with the profiler

#### 129 GB/s 🔶 84 GB/s

				Shared Efficiency	5.9%
L1/Shared Memory				Warp Execution Efficiency	100%
Local Loads	0	0 B/s		Non-Predicated Warp Execution Efficier	97.1%
Local Stores	0	0 B/s		✓ Occupancy	
Shared Loads	2097152	1,351.979 GB/s			
Shared Stores	131072	84.499 GB/s		Achieved	86.7%
Global Loads	131072	42.249 GB/s		Theoretical	100%
Global Stores	131072	42.249 GB/s		Shared Memory Configuration	
Atomic	0	0 B/s		Shared Memory Requested	48 KiB
L1/Shared Total	2490368	1 520 977 GB/s		Shared Heriory Requested	40 100
Expirated local	2490300	1,520.577 00/5	Idle Low Medium	Shared Memory Executed	48 KiB

#### Shared Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each shared memory load and store has proper alignment and access pattern.

Optimization: Select each entry below to open the source code to a shared load or store within the kernel with an inefficient alignment or access pattern. For each access pattern of the memory access.

▽ Line / File	main.cu - /home/jluitjens/code/CudaHandsOn/Example19
49	Shared Load Transactions/Access = 16, Ideal Transactions/Access = 1 [ 2097152 transactions for 131072 total executions ]



gpuTranspose\_kernel(int, int, float const \*, float\*)

547.303 ms (5 547.716 ms (5

413.872 µs

[64,64,1]

[32,32,1]

10

4 KiB

100%

100%

Start

End Duration

Grid Size

Block Size

Registers/Thread

Shared Memory/Block

Global Load Efficiency

Global Store Efficiency

# **Performance Analysis**

g	ouTranspose_kernel(int, int, float con	st	*, float <sup>,</sup>
_	Start		770.067 ו
	End		770.324 เ
	Duration		256.714
	Grid Size		[ 64,64,1
	Block Size		[ 32,32,1
	Registers/Thread		10
	Shared Memory/Block		4.125 KiE
~	Efficiency		
	Global Load Efficiency		100%
	Global Store Efficiency		100%
	Shared Efficiency	٨	50%
	Warp Execution Efficiency		100%
	Non-Predicated Warp Execution Efficien		97.1%
~	Occupancy		
	Achieved		87.7%
	Theoretical		100%
~	Shared Memory Configuration		
	Shared Memory Requested		48 KiB
	Shared Memory Executed		48 KiB



	1					
L1/Shared Memory						
Local Loads	0	0 B/s				
Local Stores	0	0 B/s				
Shared Loads	131072	138.433 GB/s				
Shared Stores	131720	139.118 GB/s				
Global Loads	131072	69.217 GB/s				
Global Stores	131072	69.217 GB/s				
Atomic	0	0 B/s				
L1/Shared Total	524936	415.984 GB/s	Idle	Low		 Medium
L2 Cache						
L1 Reads	524288	69.217 GB/s				
L1 Writes	524288	69.217 GB/s				
Texture Reads	0	0 B/s				
Atomic	0	0 B/s				
Noncoherent Reads	0	0 B/s				
Total	1048576	138.433 GB/s	Idle	Low	_	 Medium
Texture Cache						
Reads	0	0 B/s		1		M =
Device Memory			Idle	LOW		 Medium
Beads	524968	69 306 GB/s				
Writes	524289	69.217 GB/s				
	524205	100 500 00/5				
IOTAI	1049257	138.523 GB/s	Idle	Low		Medium
L	1					



### **GPU Teaching Kit**





The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the <u>Creative Commons Attribution-NonCommercial 4.0 International License.</u>