


## N-Channel 1.2 V (G-S) MOSFET

PRODUCT SUMMARY						
V <sub>DS</sub> (V)	<b>R<sub>DS(on)</sub> (</b> Ω <b>)</b>	Q <sub>g</sub> (Typ.)				
8	0.031 at V <sub>GS</sub> = 4.5 V	12.2				
	0.033 at $V_{GS}$ = 2.5 V	11.6				
	0.035 at V <sub>GS</sub> = 1.8 V	11.2	20 nC			
	0.043 at V <sub>GS</sub> = 1.5 V	10.2				
	0.077 at V <sub>GS</sub> = 1.2 V	1.3				



Device Marking: 8424 xxx = Date/Lot Traceability Code

Ordering Information: Si8424DB-T1-E1 (Lead (Pb)-free and Halogen-free)

### **FEATURES**

- TrenchFET<sup>®</sup> Power MOSFET
- Industry First 1.2 V Rated MOSFET
- Ultra Small MICRO FOOT<sup>®</sup> Chipscale Packaging Reduces Footprint Area, Profile (0.62 mm) and On-Resistance Per Footprint Area




COMPLIANT HALOGEN FREE

Material categorization: For definitions of compliance ٠ please see www.vishay.com/doc?99912

#### **APPLICATIONS**

- · Low Threshold Load Switch for Portable Devices
  - Low Power Consumption
  - Increased Battery Life
- Ultra Low Voltage Load Switch



N-Channel MOSFET

ABSOLUTE MAXIMUM RATING				
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	8	V	
Gate-Source Voltage		V <sub>GS</sub>	± 5	v
	T <sub>C</sub> = 25 °C		12.2	
Continuous Drain Current (T 150 °C)	T <sub>C</sub> = 70 °C		9.8	
Continuous Drain Current ( $T_J = 150 \ ^{\circ}C$ )	T <sub>A</sub> = 25 °C	I <sub>D</sub>	8.1 <sup>b,c</sup>	
	T <sub>A</sub> = 70 °C		6.5 <sup>b,c</sup>	A
Pulsed Drain Current		I <sub>DM</sub>	20	
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C	1	5.2	
	T <sub>A</sub> = 25 °C	I <sub>S</sub>	2.3 <sup>b,c</sup>	
	T <sub>C</sub> = 25 °C		6.25	
Maximum Dawar Dissinction	T <sub>C</sub> = 70 °C	PD	4	w
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	۲D	2.78 <sup>b,c</sup>	vv
	T <sub>A</sub> = 70 °C		1.78 <sup>b,c</sup>	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C
Package Reflow Conditions <sup>d</sup>	IR/Convection		260	

Notes:

a. Based on  $T_C = 25 \ ^{\circ}C$ .

b. Surface mounted on 1" x 1" FR4 board.

c. t = 10 s.

d. Refer to IPC/JEDEC (J-STD-020), no manual or hand soldering.

e. In this document, any reference to the Case represents the body of the MICRO FOOT device and Foot is the bump.



THERMAL RESISTANCE RATINGS								
Parameter	Symbol	Тур.	Max.	Unit				
Maximum Junction-to-Ambient <sup>a,b</sup>	R <sub>thJA</sub>	35	45	°C/W				
Maximum Junction-to-Foot (Drain) Steady State		R <sub>thJF</sub>	16	20	0/11			

Notes

a. Surface mounted on 1" x 1" FR4 board.

b. Maximum under steady state conditions is 72  $^{\circ}\text{C/W}.$ 

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static			•				
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 V$ , $I_{D} = 250 \mu A$	8			V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = 250 μA		8.9		mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			- 2.5		mv/ C	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	0.35		1	V	
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = 5 V$			100	nA	
Zara Cata Valtaga Drain Current		$V_{DS} = 8 V, V_{GS} = 0 V$			1		
Zero Gate Voltage Drain Current	IDSS	$V_{DS}$ = 8 V, $V_{GS}$ = 0 V , $T_{J}$ = 70 °C			10	- μΑ	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \leq 5$ V, $V_{GS}$ = 4.5 V	20			A	
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 1 \text{ A}$		0.025	0.031		
		$V_{GS} = 2.5 \text{ V}, \text{ I}_{D} = 1 \text{ A}$		0.027	0.033	Ω	
Drain-Source On-State	R <sub>DS(on)</sub>	V <sub>GS</sub> = 1.8 V, I <sub>D</sub> = 1 A		0.029	0.035		
Resistance <sup>a</sup>		V <sub>GS</sub> = 1.5 V, I <sub>D</sub> = 1 A		0.032	0.043		
		V <sub>GS</sub> = 1.2 V, I <sub>D</sub> = 1 A		0.049	0.077		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = 4 V, I_{D} = 1 A$		8.3	13	S	
Dynamic <sup>b</sup>				•			
Input Capacitance	C <sub>iss</sub>			1950			
Output Capacitance	C <sub>oss</sub>	$V_{DS}$ = 4 V, $V_{GS}$ = 0 V, f = 1 MHz		610		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>			350			
Tatal Cata Charge	Qg	$V_{DS} = 4 V, V_{GS} = 5 V, I_{D} = 1 A$		22	33		
Total Gate Charge				20	30		
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 4 V, V_{GS} = 4.5 V, I_{D} = 1 A$		3.5		nC	
Gate-Drain Charge	Q <sub>gd</sub>			1.8		7	
Gate Resistance	Rg	$V_{GS} = 0.1 V$ , f = 1 MHz		13		Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			8	12		
Rise Time	t <sub>r</sub>	$V_{DD}$ = 4 V, $R_L$ = 4 $\Omega$		12	18		
Turn-Off Delay Time	t <sub>d(off)</sub>	$\text{I}_\text{D}\cong \text{1}$ A, $\text{V}_\text{GEN}$ = – 4.5 V, $\text{R}_\text{g}$ = 1 $\Omega$		110	165	ns	
Fall Time	t <sub>f</sub>			40	60		

Document Number: 74400 S13-1847-Rev. C, 19-Aug-13



<b>SPECIFICATIONS</b> ( $T_J = 25 \text{ °C}$ , unless otherwise noted)								
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit		
Drain-Source Body Diode Characteristics								
Continuous Source-Drain Diode Current	۱ <sub>S</sub>	T <sub>C</sub> = 25 °C			6.25	^		
Pulse Diode Forward Current	I <sub>SM</sub>				20	A		
Body Diode Voltage	V <sub>SD</sub>	$I_{\rm S} = 1$ A, $V_{\rm GS} = 0$ V		0.6	1.2	V		
Body Diode Reverse Recovery Time	t <sub>rr</sub>			104	156	ns		
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>F</sub> = – 1 A, dl/dt = 100 A/μs, T <sub>1</sub> = 25 °C		88	132	nC		
Reverse Recovery Fall Time	t <sub>a</sub>	$F = -7 A$ , divat = 100 A/µs, $T_{\rm J} = 25$ °C		26		ns		
Reverse Recovery Rise Time	t <sub>b</sub>			78		115		


Notes:

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.

b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### TYPICAL CHARACTERISTICS (T<sub>A</sub> = 25 °C, unless otherwise noted)




# Si8424DB

## Vishay Siliconix



### **TYPICAL CHARACTERISTICS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)




For technical questions, contact: pmostechsupport@vishay.com

Document Number: 74400 S13-1847-Rev. C, 19-Aug-13




### **TYPICAL CHARACTERISTICS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)




 $0.001 \underbrace{0.1 \quad 1 \quad 10 \quad 100}_{V_{DS} - Drain-to-Source Voltage (V)} * V_{GS} > minimum V_{GS} at which R_{DS(on)} is specified$ 

Safe Operating Area, Junction-to-Ambient



Single Pulse Power, Junction-to-Ambient




**Power Derating** 


\*\* The power dissipation  $P_D$  is based on  $T_{J(max.)}$  = 150 °C, using junction-tofoot thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### **TYPICAL CHARACTERISTICS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot




Si8424DB Vishay Siliconix

7

#### **PACKAGE OUTLINE**

MICRO FOOT: 4-BUMP (0.8-mm PITCH)



Mark on Backside of Die

Notes (unless otherwise specified):

1. Laser mark on the silicon die back, coated with a thin metal.

2. Bumps are Sn/Ag/Cu.

3. Non-solder mask defined copper landing pad.

4. The flat side of wafers is oriented at the bottom.

Dim.	Millimeters <sup>a</sup>		Inches		
	Min.	Max.	Min.	Max.	
Α	0.600	0.650	0.0236	0.0256	
A <sub>1</sub>	0.260	0.290	0.0102	0.0114	
A <sub>2</sub>	0.340	0.360	0.0134	0.0142	
b	0.370	0.410	0.0146	0.0161	
D	1.520	1.600	0.0598	0.0630	
E	1.520	1.600	0.0598	0.0630	
е	0.800		0.0315		
S	0.360	0.400	0.0142	0.0157	

Note:

a. Use millimeters as the primary measurement.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?74400.



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.