

Open IC

# Open Audio Platform Tutorial on the Zybo Z7

A step-by-step guide on a basic audio platform on the Zybo Z7  
FPGA device through Xilinx Vivado and SDK

Kevin Vaca  
June 2019

## Introduction

This tutorial is the open sourcing of the foundational material needed to create an audio-based project using the Zybo Z7-10 FPGA. The software used throughout the project include Xilinx's 2018.2.1 Vivado and Vivado SDK. This tutorial was made for those who seek to create FPGA projects with audio as a main focus. The tutorial is divided into two main parts, Xilinx Vivado and Vivado SDK, and a third minor part, SD Boot. The main parts each deal with the two main software used in establishing the project that the user will need to use. The third part is included as a supplemental piece in order to finalize the project and run it on its own. In the process of creating the sample project that is presented here, the author found many different sources to pool information from but still spent a lot of time to get everything together and in working order. There existed no easy, step-by-step tutorial for the basic platform of manipulating audio samples on the Zybo FPGA. Thus, as part of the Open-IC team, which seeks to create and sustain platforms for projects that use FPGAs, the author here has created this basic tutorial on building an audio platform on the Zybo Z7.

Though this tutorial is made for novices and beginners with little to no experience using Xilinx Vivado, this tutorial is not meant to teach the Xilinx software. This tutorial's focus is on preparing the audio platform on which the end user may create their own program to run on the Zybo Z7 FPGA. For a more thorough guide on the software itself, the author recommends the Zynq Book tutorials which can be found on their website:

<http://www.zynqbook.com/download-tuts.html>

## Dependencies

This tutorial has many file dependencies that the user must download onto their computer. The Zybo Audio Control IP used in this project comes from the Zynq Book project website linked previously. The Vivado software also requires Digilent's board files for the Zybo Z7-10 which can be found on their Github:

[https://github.com/Digilent/vivado-boards/tree/master/new/board\\_files/zybo-z7-10/A.0](https://github.com/Digilent/vivado-boards/tree/master/new/board_files/zybo-z7-10/A.0)

Pin designations require the use of Digilent's Master Constraint File also located on their Github:

<https://github.com/Digilent/digilent-xdc/>

Specifics on where to place these files are included in


the tutorial, but having the files downloaded prior to beginning will help the user in following along with the tutorial. Of course, this being a tutorial for the Zybo Z7-10, the user should also have the FPGA: which can be bought at the Digilent online store. Other necessary hardware will include a microphone, and a musical instrument for testing the included project reference. The microphone the author used in this project was the PoP Voice Lavalier Lapel Microphone found on Amazon. The author also recommends an instrument that can play complex chords, like a guitar or piano, in order to properly test the chord detection algorithm included in the tutorial.

In closing, the author would like to thank the group that supported the full project, of which only the FPGA part is present here. The University of Houston Clear Lake 2019 Senior Project group consisted of Mitchell Jefferies, Rigo De Leon, and Harold Mao, as well as the author. The author would also like to thank Dr. Xiaokun Yang, the mentor for the senior project, as well as the head of the Open-IC project.


# Xilinx Vivado

We begin this project by launching Xilinx Vivado 2018.2.


Under Quick Start, we will proceed by clicking on Create Project.




This will open the New Project window. Click on Next.



For this tutorial, we will name the project, "audio example." Be sure to note where the project location is, and ensure that the "Create project subdirectory" option is checked. Click on Next.




The project type will be an RTL Project, and no sources will be specified at this time. Proceed with Next.




The next step will require the board files for the Zybo Z7-10 FPGA.

NAVIGATE TO THE DIRECTORY WHERE XILINX VIVADO WAS INSTALLED. BY DEFAULT, IT INSTALLS DIRECTLY INTO THE C DRIVE. THE "ZYBO-Z7-10" FOLDER WHICH CONTAINS THE BOARD FILES FOR THE ZYBO FPGA SHOULD BE COPIED INTO:  
"\\XILINX\\VIVADO\\2018.2\\DATA\\BOARDS\\BOARD\_FILES"


On the window in Vivado, select the “Boards” tab, and search for the Zybo-Z7-10 board files you have downloaded. Proceed with Next.




The last page on the window will show a summary of all of the project settings chosen. Compare with the included image.




We will begin by creating a new Block Design. You may leave the default Block Design name. Press OK.




Vivado should present you with this window:




Click on the large + to begin adding IP blocks.




The first block we will be adding is the Zynq Processing System.




Double click on the IP to add it to your workspace. A banner should appear stating, “Designer Assistance available. Run Block Automation.” Click on “Run Block Automation.”



Leave all options as default. Press OK.



The results should be two external pin connections to the Zynq Processor IP block.



The next step requires the IP block for the Zybo Audio Control IP.

OPEN THE SOURCE DOWNLOAD ZIP FILE

“THE\_ZYNQ\_BOOK\_TUTORIAL\_SOURCES\_AUG\_15.ZIP”

DOWNLOADED FROM THE ZYNQ BOOK WEBSITE. NAVIGATE TO

“SOURCES\ZYBO\ADVENTURES\_WITH\_IP\_INTEGRATOR\IP\”

AND EXTRACT THE ZIP FILE

“XILINX\_COM\_ZYBO\_AUDIO\_CTRL\_1.0.ZIP” TO YOUR DESKTOP.

NAVIGATE TO YOUR VIVADO INSTALL DIRECTORY AND CREATE

THE FOLDER “\DROPIN” AT

“\XILINX\VIVADO\2018.2\DATA\IP\”


EXTRACT THE SOURCE IP FOLDER INTO THE NEWLY CREATED

“DROPIN” FOLDER WITH A FINAL PATH OF:


“\XILINX\VIVADO\2018.2\DATA\IP\DROPIN\XILINX\_COM\_ZYB

O\_AUDIO\_CTRL\_1.0”


We will now add an IP repository to our project to point Vivado towards our included IP files. On the Flow Navigator to the left, under PROJECT MANAGER, click on Settings.




Navigate to Project Settings > IP > Repository



Click on the + sign. This will open a browsing window. Search for the folder in which we saved the Zybo Audio Control IP. In our case, we saved it to “\Xilinx\Vivado\2018.2\data\ip\dropin”




Click on the “dropin” folder and click Select. This should add the repository to the project which includes the “zybo\_audio\_ctrl” IP.




The IP should be added to the repository. Click on OK, click on Apply, and close the settings window.


We should now be able to search for and find the “zybo\_audio\_ctrl” IP block.




Double click on the IP, and run the connection automation again. This should connect the IP block S\_AXI connection to an AXI Interconnect which is then connected to the ZYNQ7 Processing System.




After the connection automation is complete, click on the “Regenerate Layout” button to clean up the window. The results should be similar to this:



The Zybo FPGA’s SSM2603 Audio Codec requires an enable signal to function. Our project will need the codec always on, so we will add a ‘constant’ IP block to drive the signal high.




Double clicking on the ‘Constant’ IP block will allow us to adjust its settings.




Ensure both settings are set to ‘1’, and click on OK.

We will now configure the ZYNQ7 Processing System. Double-click on the IP block for the PS.




There are two things we must configure for this project. First, we must activate an I2C connection on the processor in order to write to the audio codec's registers. Secondly, we need to create a new clock to drive the audio codec.

To create the I2C connection, we will navigate to the "Peripheral I/O Pins" page on the left-hand Page Navigator. Scroll down to find the 'I2C 0' peripheral and ensure that the box is checked.




Scrolling all the way to the right should show EMIO highlighted in green for the I2C connection.

For the clock configuration, click on "Clock Configuration" on the Page Navigator. Click on the drop-down arrow for 'PL Fabric Clocks.' Check the box next to 'FCLK\_CLK1' and type "12.288" under 'Requested Frequency.'




Do note that the 'Actual Frequency' will be different than the requested frequency.

Press OK to close the ZYNQ7 Processing System IP customization window. Two new connections should appear on the ZYNQ7 IP Block: 'IIC\_0' and 'FCLK\_CLK1'.




We will now make all necessary "External Connections" in order to 'wire' our components internally.


The connections in question are: the IIC\_0 and FCLK\_CLK1 connections on the ZYNQ7 IP Block: RECDAT, BCLK, PBLRCLK, RECLRCLK, and PBDATA on the zybo\_audio\_ctrl IP block: and lastly, the dout[0:0] pin on the Constant IP Block.



You may select each pin and right-click to select "Make External." Or you may Ctrl+Click each pin and press Ctrl+T. After another layout regeneration, the block diagram should look something like this:





That should complete the block diagram. Press F6 on the keyboard to validate the design. You can ignore any messages pertaining to negative DQS skew values.




If this 'Critical Messages' window appears, click on OK to close it.

We will now create the Block Diagram wrapper for our design. In the Hierarchy view under BLOCK DESIGN, right-click on the design\_1.bd Design Source, and click on "Create HDL Wrapper..."



Let Vivado manage the wrapper and press OK.


After some time, the wrapper will generate and the hierarchy drops down for your design sources will update.





We will now need to configure our Constraints file.



Under the same Sources window, click on the drop down for Constraints, and right-click on constr\_1. Click on “Add Sources...”




Click on “Add or create constraints” and click on Next. Clicking on the + Symbol will allow us to Add or Create constraint files. We will be adding the Master XDC file we downloaded earlier.




Navigate to where you downloaded the Master Constraints file, click on the .xdc file, ensure that “Copy constraints files into project” is checked, and click on Finish.

This will add a copy of the constraints file to your local project.




We will now need to edit the constraints file. Double click on the “Zybo-Z7-Master.xdc” in the Sources window to edit it in Vivado.

The part we are interested in is the audio section. Scroll down to line 44 and uncomment all the pin declarations for the audio codec.



You may choose to rename all the constraint files pin designations to match the external pins present in our block diagram, or you can rename the external pins in the block diagram to match the pin names in the constraints file. For this tutorial, we will rename the pin designations in the constraints file.


Here is our block diagram once more, and the corresponding pins mapped in the constraints file:



Note the format for the names in the constraints file for the IIC connections (N18 and N17) as well as the name for the mute enable pin (P18).

Save your block design and constraints file.



Before we move on, Vivado will want us to ensure all IPs are up-to-date. We can do this with the “Report IP Status” under “Reports” on the top of the navigation toolbar.



Upgrade any IPs that need upgrading before continuing.


We will now run both the Synthesis and Implementation of our design.

The Synthesis will auto-run prior to the Implementation, so we can go ahead and click on “Run Implementation” in the flow navigator to the left.




Click OK to give Vivado permission to run the Synthesis first.


Vivado will begin to run both the Synthesis, and then the Implementation. This may take a while depending on your computer hardware. You can keep track of the progress on this process at the top right corner.



You may also check the “Design Runs” window at the bottom of Vivado.




Upon successful Implementation completion, a pop-up window will appear. Click on “Generate Bitstream” and click OK.





### My Implementation/Synthesis failed!

THE LEADING CAUSE OF THE AUTHOR’S MISTAKES THAT LED TO THE IMPLEMENTATION OR SYNTHESIS FAILURE WAS IMPROPER PIN DESIGNATIONS IN THE CONSTRAINTS FILE. DOUBLE CHECK YOUR CONSTRAINT FILES FOR ANY MISSPELLINGS OR INCONSISTENCIES. CAPITALIZATION IS IMPORTANT!

The Design Runs window will notify you when the bitstream is complete.




To finish up with the hardware portion of the project, click on “Open Implemented Design” under “IMPLEMENTATION” in the Flow Navigator.




When the Device Layout window appears, shown above, we are ready to hand off the project to the SDK.

Click on File > Export > Export Hardware...





Be sure to include the bitstream.



We are now ready to move on to the SDK.


Click on File > Launch SDK to continue.




*Special note: The Vivado SDK may not play nice with some anti-virus software. If the SDK does not open correctly or stalls out, check your AV software.*

## Vivado SDK

We will begin by creating a new Application Project.




We will be naming our SDK project "audio\_example"




Click on Next.

You may choose any of the available templates, but for our tutorial, we will be starting with the "Empty Application" template. Click on Finish.



In the project explorer on the left, there should be three “projects” open. Click on the drop-down arrow for the project we created and navigate to the “src” folder. It is here where we will be creating our C code (.c) files and header (.h) files.




The files we will be using are a modified version of the files located within the source download at the Zynq Book website. The source code they provide has multiple parts that are dependent on IP that are not present in our project, thus the author has stripped out most of what is unnecessary and has left the relevant parts for the audio.

These files are: audio.c, audio.h, audiotest.c, and audiotest.h


Extract the files and drag and drop it into the /src folder for our project.

There will be a File Operation dialog box that pops up. We will want to create a copy of the file for our specific project.




Click on “Copy files” and click on OK.

The Project Explorer should look similar to this:




Double click on “audiotest.c”, which contains our ‘main()’, to open it in the editor.

Most of the code will be commented to walk you through the algorithms present. Though the code includes the ‘math.h’ header file for the math function calls involved in the program, the device itself requires a different method for including it in the compiler.




The error associated with the missing header file will appear as “undefined reference to [math function]”

In order to properly import the math functions required, we will have to make adjustments to the project options.




Right click on “audio\_example” in the Project Explorer and click on “Properties” at the bottom of the list.

Navigate to “C/C++ Build -> Settings -> Tool Settings -> ARM v7 gcc linker -> Libraries”




In the bar to the right of “Libraries (-l)” click on “Add...”



Type the letter “m” and press OK.  
Click on “Apply” and “OK” to close the properties window.

The project should rebuild itself with the math library now included, removing all previous errors present in the code. If the project did not rebuild, you can simply hit ‘Ctrl+S’ with the “audiotest.c” file window active to save the file and rebuild the project.




We will now run the code on the Zybo FPGA.

First, ensure that the FPGA is connected to your computer and that all jumpers are set properly (JTAG on JP5, appropriate power source next to the power switch). Turn on the FPGA device. The red ‘PGOOD’ light (LD13) should turn on.

In the SDK, click on the Program FPGA button on the top menu.




The default options should be correct. Reference your settings to the image below. Click on “Program” at the bottom of the window.




If the FPGA has been properly programmed, the green DONE light (LD12) should light up. We are now ready to launch our software on the FPGA.


First, let us open the SDK Terminal Window to get the messages from the FPGA.




Navigate to “Window -> Show View -> Other...” or press Alt+Shift+Q, then Q, to open the Show View window. Under “Terminal”, double click on “Terminal.”



This should open the Terminal window at the bottom of your screen. Click on the settings button to adjust the settings of the Terminal window.



Upon changing the connection type to Serial, the settings shown in the image below should be the default settings for the Terminal.




*Of note is the Port option. The Zybo FPGA opens two communication ports to the computer. The first port (COM3, COM5, etc.) is used to program the FPGA. The second port (COM4, COM6, etc.) is used to communicate with the software running on the device. On the author's computer, COM6 is the port used to communicate with the software running on the Zybo.*


Pressing OK on the Terminal Settings should automatically begin the connection with the FPGA.

Now that the FPGA is programmed with the bitstream and the communication terminal is connected, we will be able to see if our program is running properly. For this program to work, it should be noted that a microphone should be attached to the Zybo FPGA's pink MIC IN connection.

Right click again on the "audio\_example" project in the Project Explorer. We will want to Launch this project on the Hardware. Navigate to "Run As -> 4 Launch on Hardware (GDB)"



If everything is working as expected, then the Terminal window should begin to display the project's outputs.



It is advised to use a different Terminal window to view the project's outputs. The SDK terminal window is great for debugging purposes, but it is lacking in versatility. TeraTerm is a free program that can also pick up the output from the Zybo upon proper configuration.

Due to the nature of the code implemented on the Zybo, it is necessary to play chords or complex note combinations to receive an output that differs from "nothing detected." A guitar, or playing a song to the microphone should have it pick up different readings.

The core of the work with audio on the Zybo FPGA will stem from collecting the samples from the on-board SSM2603 Audio Codec; all of the configuration for the codec is found in the audio.c file. The audiotest.c code is the author's example on processing the samples using complex algorithms.

This tutorial thus far has been on programming the Zybo FPGA to process audio signals. When it comes time to finalize your project, loading your software to boot off of an SD card will be necessary to remove the restrictions of having to connect to a host computer running the SDK. We will now briefly cover the SD Boot process.




## SD Boot

Booting from the SD card will be necessary to remove the need for a host computer.

We will begin in SDK by creating a new First Stage Boot Loader application project.

Navigate to “File -> New -> Application Project” We will name ours “fsbl\_example.” The default options will suffice.

Click on Next, and choose Zynq FSBL




Click on Finish

The SDK will create the first stage boot loader based off of the bitstream that was handed off by the Vivado software.

The FSBL does not need to be edited.


Right click on your project “audio\_example” and choose “Create Boot Image.”

Pay special attention to the output path, as we will have to navigate there to find the BOOT.bin file that will be copied onto the micro SD card.



Under Boot image partitions, ensure that there are three files. The order in which they are listed is also important. The topmost file should be the “fsbl\_example.elf” bootloader file. The second should be the bitstream wrapper for the project. The last will be the “audio\_example.elf” file associated with the project we created.

Click on “Create Image” and the SDK will create the Boot image.



Navigating to the folder where the output was created, we should have two files created. The ‘.bif’ file and the ‘.bin’ file.

Copying the BOOT.bin file to an SD card, inserting the SD card to the FPGA, setting the jumper from JTAG to SD, and powering the FPGA should automatically run the project we uploaded into it upon booting. Using the same programming cable to connect to a PC and connecting to the FPGA through a terminal should allow us to read the outputs of the device.

This concludes our brief tutorial on booting from an SD card.