

# Opportunities and Challenges for Photonics in Next Generation Data Centers

Clint Schow

Department of Electrical and Computer Engineering

The University of California Santa Barbara

[schow@ece.ucsb.edu](mailto:schow@ece.ucsb.edu)

- Background: Interconnects and Technologies
- Optics In Today's Data Centers
  - Point-to-point interconnects
  - Multiple technologies for multiple purposes
- Opportunities
  - Photonic I/O
  - Photonic routing and switching
- Path Forward: Large-Scale Electronic/Photonic Integration
- Closing Thoughts

# Historically Two Fiber Optics Camps: Datacom and Telecom

## Telecom (10's – 1000's of km)

- Expensive to install fiber over long distances
  - Single-mode fiber (SMF)
  - Wavelength Division Multiplexing (WDM)
- Cost of transceivers a secondary concern
- Performance is the primary objective


## Data Centers

## Datacom (100's of meters)

- Cost of everything (transceivers, fibers, connectors) is the biggest factor
  - Multi-mode fiber (MMF)
  - Transceivers are commodities


Relative core size:

MMF >30X SMF




## TDM = Time Division Multiplexing

Single optical channel,  
Electronic Mux/Demuxing




## WDM = Wavelength Division Multiplexing

Single optical channel  
data carried on separate  $\lambda$ 's










## SDM = Space Division Multiplexing

Parallel fiber channels,  
No Mux/Demuxing




## VCSELS (Vertical Cavity Surface Emitting Lasers)

Multi-mode fiber (MMF), Polymer Waveguides, Multicore fiber




## Si Photonics


Single-mode fiber (SMF), Wavelength Division Multiplexing (WDM)




UCSB




IMEC/Ghent




Cornell/Columbia




UC Berkeley




Luxtera




Intel




Aurrion



IBM




Oracle




HP

# The Old Days: 2012



Trickle-Down: HPC drives development of highest performance components that are later picked up by commercial servers




## Computercom copper displacement

**Current System Implementations**

IBM Roadrunner (2008)


Fiber to the Rack  
40,000 optical links




Active optical cables plugged into back of switch rack  
5 Gb/s

**2008→2011: 100X increase**

IBM Blue Waters (2011)




microPOD™ parallel optical TX/RX      10 Gb/s  
[M. Fields, Avago, OFC 2010, OTuP1]



Fiber to the Module  
2,000,000 optical links

Hub/switch module, with IC and 56 microPODs



Node Drawer


[A. Benner, IBM, OFC 2010, OTuH1]

© 2010 IBM Corporation

IBM, public presentation 2010

- A. Benner, "Optical Interconnect Opportunities in Supercomputers and High End Computing," OFC Tutorial 2012.

IBM Power 775: Pushing the Limits



IBM, public presentation 2010

## Need more BW/fiber: WDM, multicore fiber

- A. Benner, "Optical Interconnect Opportunities in Supercomputers and High End Computing," OFC Tutorial 2012.

# Optics in HPC: IBM Sequoia

**96 IBM Blue Gene/Q Racks**  
**20.013 Pflops Peak ... 1.572M Compute Cores ... ~8MW ... 2026 Mflops/Watt**




IBM, presented at IPC, 2013

- HPC requires technologies optimized for short reach ~50m




## 32-nm CMOS-Driven Link





25 Gb/s, 24mW


35 Gb/s, 95mW



TX out




RX out





**Wall-plug efficiency:  
1pJ/bit at 25 Gb/s**

• J. E. Proesel *et al.*, "35-Gb/s VCSEL-based optical link using 32-nm SOI CMOS circuits," *OFC 2013*, Paper OM2H2, Mar. 2013.

# Rethinking Equalization: Optimizing the Performance of Complete Links




## First Implemented in CMOS (2011)




## Ported to SiGe (2011)

### First 40 Gb/s VCSEL Links (2012)



### 71 Gb/s (2015)



## Next opportunity: Si photonic WDM links

- A.V. Rylakov *et al.*, "Transmitter Pre-Distortion for Simultaneous Improvements in Bit-Rate, Sensitivity, Jitter, and Power Efficiency in 20 Gb/s CMOS-driven VCSEL Links," *JLT* 2012.
- A. V. Rylakov *et al.*, "A 40-Gb/s, 850-nm VCSEL-based full optical link," *OFC* 2012.
- D. Kuchta *et al.*, "A 71-Gb/s NRZ Modulated 850-nm VCSEL-Based Optical Link," *PTL*, March 2015.

# And Then The Cloud Rolled In


---



View of Goleta Beach from UCSB, source [www.theinertia.com](http://www.theinertia.com)

# Growth in Cloud Data Centers


Figure 3. Total Data Center Traffic Growth



Source: Cisco Global Cloud Index, 2013-2018

Cloud is the growth market



Figure 2. Global Data Center Traffic by Destination



Source: Cisco Global Cloud Index, 2013-2018


75% of traffic is within the data center

# Huge Growth in the Cloud (Microsoft)



Source: D. Maltz, Microsoft, OFC 2014

# Traditional Data Center Network Hierarchy



See L. A. Barroso and U. Hölzle, "The Datacenter as a Computer—An Introduction to the Design of Warehouse-Scale Machines,"

# Data Center Hardware

Racks



Top of Rack (ToR) switch

Servers



Lots of Racks



Photos of Facebook data centers found on Google images

# Cloud Data Centers (Microsoft)

## Cloud Data Center & Campus Interconnections



Microsoft - Global Network Services - C. Schow - October 2013

A End	Z End	Link Quantity	Link Length	Type of interconnection
Server	TOR	10,000s	.5-3m	TwinAx
TOR	LEAF	1,000s	1-20m	AOC
LEAF	SPINE - local	100s	20-300m	SM fiber
LEAF	SPINE - inter building	1,000s	100-400m	SM fiber
SPINE	DCR	100s	100-1,000m	SM fiber
INTRA METRO		100s	1,000m+	SM fiber

WDM identified as path to lower cost if transceivers are cheap




1. **Range International Information Group** (Langfang, China)  
Area: 6,300,000 Sq. Ft.
2. **Switch SuperNAP** (Nevada, USA)  
Area: 3,500,000 million Sq. Ft.
3. **DuPont Fabros Technology** (Virginia, USA)  
Area: 1,600,000 million Sq. Ft.
4. **Utah Data Centre** (Utah, USA)  
Area: 1,500,000 million Sq. Ft.
5. **Microsoft Data Centre** (Iowa, USA)  
Area: 1,200,000 Sq. Ft.
6. **Lakeside Technology Centre** (Chicago, USA)  
Area: 1,100,000 Sq. Ft.
7. **Tulip Data Centre** (Bangalore, India)  
Area: 1,000,000 Sq. Ft.
8. **QTS Metro Data Centre** (Atlanta, USA)  
Area: 990,000 Sq. Ft.
9. **Next Generation Data Europe** (Wales, UK)  
Area: 750,000 Sq. Ft.
10. **NAP of the Americas** (Miami, USA)  
Area: 750,000 Sq. Ft.



Huge facilities need lots of longer-distance links:  
2km becoming the magic number for data centers

Number of ports per switch	#Nodes Connected Two Level	#Nodes Connected Three Level	#Nodes Connected Four Level	#Nodes Connected Five Level
8	32	128	512	2048
16	128	1024	8192	65536
32	512	8192	131072	2.10E+06
64	2048	65536	2.10E+06	6.71E+07
128	8192	524288	3.36E+07	2.15E+09
256	32768	4.19E+06	5.37E+08	6.87E+10
512	131072	3.36E+07	8.59E+09	2.20E+12
1024	524288	2.68E+08	1.37E+11	7.04E+13



## 1) Flatten the Network:

Higher radix (larger port count) switches  
Electrical or Optical Cores

## 2) Change the Network:

Photonic switching

# Photonic I/O: Optics to the Chip


# Shared Visions: Photonically Connected Chips

## Today: Electrical Chip Packaging




IC packages with coarse BGA/LGA electrical connectors

- Poor scalability, signal integrity
- Reduced system performance
- Reduced system efficiency



## Future: Photonic Packages



**Photonic integration must provide more I/O bandwidth at better efficiency**

# UCSB Limitations of Electrical Switches

## Mellanox

Switch IB™



Spectrum™



Ordering Part Number	Description	Typical Power
MT52236A0-FDCR-E	Switch-IB, 36 Port EDR InfiniBand Switch IC	83W
Ordering Part Number	Description	Typical Power
MT52132A0-FCCR-C	Spectrum, 32 Port Ethernet 100GbE Switch IC (RoHS R6)	135W

Source: mellanox.com

## Broadcom



Source: broadcom.com

### Tomahawk


128 x 25Gb/s SerDes = 32 100GbE ports

7 Billion transistors


### Two primary limitations

- Power (mostly electrical I/O)
- Density

## Challenge: Limited chip radix




- *Do we have enough package area for all the SERDES needed?*
- 2015 – 150 SERDES (3000mm<sup>2</sup>)
- 2017 – 200/250 SERDES (5000mm<sup>2</sup>)
- 2020 – end of the road?



# Higher BW Density: Demands Integration at (First-Level) Chip Package

## Cross-sectional view of chip module on board






- Electrical Packaging is mature
  - # Signal Pins & BW/pin not increasing at rate of silicon
  - All-electrical packages will not have enough pins or per-pin BW
- Chokepoint is at the module-to-circuit board connection

Courtesy of M. Ritter, IBM

• D. Kam et al., "Is 25 Gb/s On-Board Signaling Viable?", *IEEE Adv. Packag.*, 2009


## Electrical Link Example: Backplane



- Backplane: even higher loss than most chip-to-chip links (extra connectors, longer distance). Very hard to scale to higher data rates.
- Why keep pushing it then?
- Ease of use: plug in a new card into the existing legacy backplane and get a speed boost.
- Could be a very cost-effective solution, but power dissipation is an issue, especially at higher data rates.

Courtesy A. Rylyakov, OFC Short Course #357












**Move from bulky optics located far away  
To highly-integrated optics close to the logic chips**

*Integrating photonics into the most expensive, constrained, and challenging environment in the system*

- Cost
- Reliability
- Thermal
- Power delivery




## High-Speed Optical Interconnect Evolution II

CONTEMPORARY – Today	EMERGING – 2014/15	STRATEGIC DIRECTION – 2018+
		
<ul style="list-style-type: none"> <li>• Traditional <b>MSA compliant pluggable modules and AOCs</b> on card edge</li> <li>• Considerable <b>SI issues</b> (electrical connectors, long traces on host PCBA) require re-timers.</li> <li>• Front panel interconnect <b>density limited by module size</b> (physical implementation + module power dissipation)</li> </ul>	<ul style="list-style-type: none"> <li>• <b>Embedded optical transceivers</b> located closer around ASIC</li> <li>• Shorter traces on PCB <b>alleviate SI issues</b></li> <li>• Optical fibers bring IOs to optical connectors on front panel</li> <li>• Front panel interconnect <b>density limited by size optical connectors</b></li> <li>• <b>Very high reliability/quality required</b></li> </ul>	<ul style="list-style-type: none"> <li>• Optical <b>transceivers co-packaged w/ ASIC</b></li> <li>• Minimized electrical interconnect <b>eliminates SI issues</b></li> <li>• Optical fibers bring IOs to optical connectors on front panel</li> <li>• <b>Lowest system power dissipation</b></li> <li>• Highest front panel density and smallest potential system form factor</li> <li>• <b>Very high reliability required</b></li> </ul>
		


# Highly-Integrated Photonic I/O to Improve Power Efficiency (Luxtera)

Reducing system power dissipation by integration



## A macrochip with WDM links

- Silicon lattice engineered with waveguides carries CPUs & DRAMs
  - Bridges convert electrons to photons & couple to waveguides in lattice
  - A high-bandwidth fully connected point-to-point optical network connects the sites




ORACLE

Approved for public release. Distribution Unlimited


Courtesy of A. Krishnamoorthy, Oracle

## Hybrid integration technology


VLSI chip



Photonic chip



Hybrids



Link/Module Results




Electronic and Photonic Co-design


Integration

Packaging and System Impact

*Current practice:  
Low integration level,  
inefficient 50 Ω interfaces*



*Maximum efficiency: directly drive the EAM*



**Aurrion's heterogeneous integration platform for photonics**

- Integration of lasers, modulators, & detectors on the same wafer
- Adds III-V functionality to Si Photonics

**30 Gb/s**

TX out




RX out





- **3 pJ/bit at 30 Gb/s (not including laser power)**
- **No measured penalty for 10km transmission at 25 Gb/s**

- N. Dupuis *et al.*, "30Gbps Optical Link Utilizing Heterogeneously Integrated III-V/Si Photonics and CMOS Circuits," *OFC 2014* (post deadline).
- N. Dupuis *et al.*, "30Gbps Optical Link Combining Heterogeneously Integrated III-V/Si Photonics with 32nm CMOS Circuits," *JLT*, 2015.

## Electronic and photonic chip integration





## Demonstrated in hardware




• B. G. Lee *et al.*, "A WDM-Compatible 4 × 32-Gb/s CMOS-Driven Electro-Absorption Modulator Array," *OFC* 2015.

# Wall-Plug WDM links (Aurrion/IBM)



Parameter	CH 1	CH 2	CH 3	CH 4
EA Bias (V)	4.0	4.6	3.9	5.1
Extinction Ratio (dB)	5.9	5.5	6.6	7.0
EAM Power (mW)	7.22	4.39	3.28	3.64
Laser Power (mW)	225	245.5	287.0	246.3
<b>Total Laser Power (mW)</b>	<b>1004</b>			
<b>Total EAM Power (mW)</b>	<b>18.5</b>			
<b>CMOS Driver Power (mW)</b>	<b>97.6</b>			



Low modulation power → directly driving EAM, no 50Ω interfaces


- A. Ramaswamy *et al.*, "A WDM 4x28Gbps Integrated Silicon Photonic Transmitter driven by 32nm CMOS driver ICs," *OFC 2015* (post deadline).



---

# Photonic Switching

## ms-scale



Mice flows over packet switch, elephant flows over OCS


**Promise:**

- Lower cost/power, fewer cables, software control (SDN)

**Challenges:**

- Scalability of software scheduler
- Slow reconfiguration time may limit applications

## μs-scale



Examples: Mordia/ REACTOR (UCSD)

OCS at first switch level, hybrid but much faster than 3D-MEMS


**Promise:**

- Reconfigure network at flow-level, based on workloads
- Hardware control (FPGA).

**Challenges:**

- Custom NICs
- Scalability: switch radix

## ns-scale



All-optical switching, electronic buffering at end points


**Promise:**

- Switching times ~ packet durations
- More power-efficient than electrical networks of equal BW

**Challenges:**

- Switch hardware and fast synchronizing links
- Scalability: switch radix: losses, fast control plane, flow control

## Hybrid Electrical/Optical Networks



- Circuit switching
  - Decouple line rate from speed of control plane
  - Used for persistent high-data rate traffic – must be scheduled
- Packet switching
  - Handles 'tail' of traffic demand
  - Can correct for errors in the circuit schedule




Fig. 3. Switch configuration using 3-D MEMS.






Figure 4: Hybrid Packet-OCS Datacenter Network Architecture


“The Software Defined Hybrid Packet Optical Datacenter Network”  
whitepaper available at [www.calient.net](http://www.calient.net)

High port count (320), low insertion loss, low crosstalk, <50ms reconfiguration

## UCSD Hybrid Networking Research




Courtesy of Prof. G. Papen and G. Porter, UCSD




- ToR photonic switches:
- Fast reconfiguration (dynamic traffic)
  - High-radix
  - Low cost

- N. Farrington *et al.*, "Helios: a hybrid electrical/optical switch architecture for modular data centers." *SIGCOMM*, 2011.
- R. Aguineldo *et al.*, "Energy-efficient, digitally-driven "fat pipe" silicon photonic circuit switch in the UCSD MORDIA data-center network." *CLEO* 2104.
- H. Liu *et al.*, "REACToR: A reconfigurable packet and circuit ToR switch," *Photonics Society Summer Topicals*, 2013.

Monolithically integrated switch + driver chip  
(IBM 90nm photonics-enabled CMOS)



Integrated digital switch drivers




**Losses too high, need significant feedback and control to manage crosstalk**

**• High level of electronic/phonic integration demanded**

- N. Dupuis *et al.*, "Modeling and Characterization of a Non-Blocking 4 × 4 Mach-Zehnder Silicon Photonic Switch Fabric," *JLT* 2015.
- N. Dupuis *et al.*, "Design and Fabrication of Low-Insertion-Loss and Low-Crosstalk Broadband 2 × 2 Mach-Zehnder Silicon Photonic Switches," *JLT* 2015.
- B. G. Lee *et al.*, "Monolithic Silicon Integration of Scaled Photonic Switch Fabrics, CMOS Logic, and Device Driver Circuits," *JLT* 2014.
- B. G. Lee *et al.*, "Silicon Photonic Switch Fabrics in Computer Communications Systems," *JLT* 2015.


**Fast reconfiguration: 4 ns**






**Broad spectral bandwidth:**

Routing many wavelength channels


- <-20dB crosstalk over 60 nm BW
- 32 channels at 200GHz spacing



## Detailed Schematic of Vertical Adiabatic Coupler Switch



## On-Chip Losses of NxN Si Photonic Switches (N ≥ 8)



T. J. Seok, N. Quack, S. Han, W. Zhang, R. S. Muller, and M. C. Wu, "64x64 Low-Loss and Broadband Digital Silicon Photonic MEMS Switches," will be presented in ECOC 2015, 2015.

Ming Wu (INOW) 31



Courtesy Professor M. Wu, UC Berkeley

# Wavelength Routing: AWGR

## From Fat Tree to All-to-All ( $N^2$ ) Connectivity with AWGR

Fat-Tree Network in Typical Data Centers






Figure from Al-Fares et al, A Scalable, Commodity Data Center Network Architecture

Fully Connected (All-to-All) Network




One-to-one Correspondence between Input and Output Waveguide

in \ out	a	b	c	d	e
1	$\lambda_2$	$\lambda_1$	$\lambda_5$	$\lambda_4$	$\lambda_3$
2	$\lambda_1$	$\lambda_5$	$\lambda_4$	$\lambda_3$	$\lambda_2$
3	$\lambda_5$	$\lambda_4$	$\lambda_3$	$\lambda_2$	$\lambda_1$
4	$\lambda_4$	$\lambda_3$	$\lambda_2$	$\lambda_1$	$\lambda_5$
5	$\lambda_3$	$\lambda_2$	$\lambda_1$	$\lambda_5$	$\lambda_4$

- m+1
- m
- m-1

Single AWGR Scalability to 1024 x 1024


## 200GHz 8x8 Si-LIONS Chip




Ports: 1 2 3 4 5 6 7 8

## Individual components on Si-LIONS


Passband of the 8x8 200GHz AWGR



Thermal Tuning of Ring Resonator




Modulator Spectrum



Modulators




Ge Photodetectors





NEXT GENERATION NETWORKING SYSTEMS LABORATORY

Courtesy of Professor S. J. Ben Yoo, UC Davis








## Hybrid Approach (IBM):



## Solder attachment of SOA arrays to photonic carriers


- R. A. Budd *et al.*, "Semiconductor Optical Amplifier (SOA) Packaging for Scalable and Gain-Integrated Silicon Photonic Switching Platforms," *ECTC 2015*.
- L. Schares *et al.*, "Etched-Facet Semiconductor Optical Amplifiers for Gain-Integrated Photonic Switch Fabrics," *ECOC 2015*.

# Challenging Packaging




- Challenging fabrication *and* assembly
- Precise alignment required for *each* SOA chip

# New Electronic Capabilities Needed for Photonic Switching



- Optical circuits configured through a switch or fabric to connect  $TX_i$  with  $RX_j$
- Switching time defines context of usage
- But, switching time is not all hardware reconfiguration

## Millisecond-scale




e.g. Calient: 3D-MEMS

[J. Opt. Netw. 6 (1) 19]

- Hybrid (circuit + packet) networks
- Coarse reconfiguration
- Software control (SDN)
- Highly scalable (> 1000 ports)

## Microsecond-scale




e.g. Finisar: LCOS

[OFC 2006, OTuF2]

- Hybrid networks
- Reconfigure at flow-level
- Hardware control (FPGA)
- Scalable (10's to 100 ports)

## Nanosecond-scale





e.g. IBM: Photonics

[OFC 2013, PDP5C.3]

- Reconfigure at packet granularity
- Quasi-packet switching with buffering at end points
- Limited scalability (10's of ports)


Courtesy of B. Lee, IBM

# Switching Time = Switch Reconfiguration Time + Link Synchronization Time



*Receivers must adapt to abrupt changes in incoming data amplitude and phase*

## Millisecond-scale




Receivers with burst-mode capabilities addressed through relevant standards (e.g. PON)

e.g. Calient: 3D-MEMS

[J. Opt. Netw. 6 (1) 19]

- Hybrid (circuit + packet) networks
- Coarse reconfiguration
- Software control (SDN)
- Highly scalable (> 1000 ports)

## Microsecond-scale




e.g. Finisar: LCOS

[OFC 2006, OTuF2]

- Hybrid networks
- Reconfigure at flow-level
- Hardware control (FPGA)
- Scalable (10's to 100 ports)

## Nanosecond-scale



Receivers with burst-mode capabilities needed



e.g. IBM: Photonics

[OFC 2013, PDP5C.3]

- Reconfigure at packet granularity
- Quasi-packet switching with buffering at end points
- Limited scalability (10's of ports)

Courtesy of B. Lee, IBM

## Measured Dynamics of Burst-Mode Receiver




32nm SOI CMOS  
(1.3 mm × 0.9 mm)

Fast photonic routing and switching fabrics must have companion electronics

- Needs more research in the community


Enables fine-grained power management



- A. R. Rylyakov *et al.*, "A 25 Gb/s Burst-Mode Receiver for Low Latency Photonic Switch Networks," *OFC 2015*.
- A. R. Rylyakov *et al.*, "A 25 Gb/s Burst-Mode Receiver for Low Latency Photonic Switch Networks," *JSSC 2015*.

---

# Path Forward: Large-Scale Electronic/Photonic Integration





**Si Photonics:** integrating photonic devices into Si platforms to leverage the huge Si electronics manufacturing infrastructure

- Very large scale integration
- Tight process control
- Wafer-level testing
- High-yield and low cost



**Advantages for the data center:**

- Single-mode → multi-kilometer links
- Wavelength-division multiplexing (WDM) → high BW/fiber
- High integration level → many devices needed for switching and high-speed interconnects


## Step 1: Bond InP-dies on SOI waveguide



## Step 2: Remove substrate



## Step 3: Process lasers at wafer scale




Figures: IMEC/Ghent; Slide courtesy of Prof. J. Bowers, UCSB



GaAs




Silicon



LiNbO<sub>3</sub>




InP



SiN/SiON/SiO<sub>2</sub>



Ce:YIG Isolator



Heck et al. JSTQE 2013

C. Schow, UCSB

Slide courtesy of Prof. J. Bowers, UCSB 49

## Large-scale photonic integration

- Switching
- Amplification
- Control



## Hybrid III-V on Si SOAs Demonstrated in Multiple Platforms

UCSB<sup>1</sup>, 2006




Fig. 1. (a) Device structure cross section. (b) SEM image.






Fig. 3. Amplifier gain versus wavelength with different current levels.

Ghent University-IMEC<sup>2</sup>, 2012



III-V Lab<sup>3</sup>, 2014




Fig. 1. Top and cross-sectional views of an SOA including tapers for mode transfer between III-V and silicon waveguides. Simulated mode profiles are given for three exemplary cross-sections.





Fig. 2. Internal gain of hybrid III-V/silicon SOA at various pumping currents.

1. H. Park *et al.*, "A Hybrid AlGaInAs-Silicon Evanescent Amplifier," *PTL* 2007.
2. S. Keyvaninia *et al.*, "A Highly Efficient Electrically Pumped Optical Amplifier Integrated on a SOI Waveguide Circuit," *Group IV Photonics* 2012.
3. G.-H. Duan *et al.*, "New Advances on Heterogeneous Integration of III-V on Silicon," *JLT* 2015.

## Photonics must deliver system advantages

- More I/O bandwidth at less power for processors
- Larger port switches to enable flatter networks
- Higher Integration levels: processor, memory, network



## Hundreds of photonic interfaces: all off-module high-speed I/O

- High BW/interface → WDM
- Low cost → compatibility with high-volume electronics manufacturing
- Low loss → maximize link power efficiency by minimizing required laser power

## Thousands of electrical interfaces: connecting electronics to photonics

- High density, high-speed, low-power
- New functions: rapid synchronization for low latency switching, power management
- Specialized chip I/O co-designed with and only for photonics, no general purpose cores

**Reliability:** components either don't fail or can be spared (also for yield)

- **Large-scale integration is fundamentally required**
- **Holistic design of photonics, electronics, packaging and assembly**



## Potential: More highly connected systems

### Photonic Switching

- Routing 10's of Tb/s at sub pJ/bit power

### Photonic I/O

- Higher radix electrical switches, flatter networks
- More processor/memory bandwidth
- Multiple photonic technologies for multiple purposes
  - VCSEL, PSM, WDM point-to-point, WDM switched



## Challenge: Integrating large-scale electronics with large-scale photonics

### Re-thinking manufacturability and supply chain

- Moving from electronic to photonic-centric packaging
- Electronics/Photonics/Package co-design required
- What are the highest-value components and what assembly flow makes sense
- Who does what?

# Thank You!

[schow@ece.ucsb.edu](mailto:schow@ece.ucsb.edu)

## **Acknowledgements**

### IBM Research Colleagues:

C. Baks, R. Budd, F. Doany, N. Dupuis, D. Kuchta, B. Lee, J. Proesel,  
P. Pepeljugoski, A. Rylyakov, L. Schares, M. Taubenblatt, and many others...

### Slides:

M. Tan (HP), P. De Dobbelaere (Luxtera), D. Maltz (Microsoft),  
M. Laor (Compass Networks), A. Krishnamoorthy (Oracle), G. Papen (UCSD),  
M. Wu (UC Berkeley), S. J. B. Yoo, (UC Davis), J. Bowers (UCSB)