

# Page 3 Investments Workshop

*Part of the*

Electronics Resurgence Initiative

July 18, 2017

Reference herein to any specific commercial product, process, or service by trade name, trademark or other trade name, manufacturer or otherwise, does not necessarily constitute or imply endorsement by DARPA, the Defense Department or the U.S. government, and shall not be used for advertising or product endorsement purposes.

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

NEW YORK, SATURDAY, OCTOBER 5, 1957.


"All the News That's Fit to Print"

# The New York Times.

LATE CITY EDITION  
In a transient season, when an accurate, clearly and coolly and intelligently fair interpretation, Times readers (62-63, Tuesday) 62.4-62.2.

VOL. CXLII, No. 36,414. NEW YORK, SATURDAY, OCTOBER 5, 1957. FIVE CENTS


## SOVIET FIRES EARTH SATELLITE INTO SPACE; IT IS CIRCLING THE GLOBE AT 18,000 M. P. H.; SPHERE TRACKED IN 4 CROSSINGS OVER U. S.




Nytimes.com

“The purpose of this directive is to provide within the Department of Defense an agency for the direction and performance of certain advanced research and development projects.”


February 7, 1958  
NUMBER 5105.15



Gettyimages.com



# How do we operate?




Program managers from the community...

on a temporary 3 to 5 year assignment...

executing ~\$3 billion in the hands of ~90 PM's through ~250 programs...

to eliminate technical surprise.

1970



ARPANET


MGR

2000




GPS receiver

MIMIC




GaAS

MEMS




Inertial sensors

2005



mmW arrays

AME



FinFET

PAL




Siri

2010

2015

Today

2020



SiGe – Silicon Germanium

mmW – Millimeter wave

FinFET - Fin-Shaped Field Effect Transistor

AME – Advanced Microelectronics

MEMS – Micro Electrical Mechanical Systems

MGR – Miniature GPS Receiver


MIMIC – Microwave/Millimeter-Wave Monolithic Integrated Circuits

RF CMOS – Radio Frequency Complimentary Metal Oxide Semiconductor

PAL – Personal Assistant that Learns

TEAM – Technology for Efficient, Agile Microsystems

# How do we operate?



Program managers from the community...

on a temporary 3 to 5 year assignment...

executing ~\$3 billion in the hands of ~90 PM's through ~250 programs...

to eliminate technical surprise.

# DARPA has evolved to using challenges



2014

2015


2016

2017

2015



Robotics Challenge



Video not included in pdf

2014

2015

2016

2017

2016



Cyber Grand Challenge





2014

2015


2016

2017

### DARPA Spectrum Challenge



### Spectrum Collaboration Challenge 2017



**Grand Challenge  
(2005-2007)**



**Robotics Challenge  
(2012-2015)**

Exploring the capabilities of learning / autonomy and their societal impact




**Cyber Grand Challenge  
(2016)**




**Spectrum Collaboration Challenge  
(2017-2018)**

# The miracle of Moore's Law has taken us incredibly far...



- DARPA investment
- Commercial adoption



AME – Advanced Microelectronics  
 FCRP – Focus Center Research Program  
 FinFET – Fin-Shaped Field Effect Transistor  
 SEMATECH – Semiconductor Manufacturing Technology  
 MOSIS – Metal Oxide Semiconductor Implementation Service  
 \*Microelectronics Manufacturing Science and Technology (MMST)

Sources: Intel; press reports; Bob Colwell; Linley Group; IB Consulting; *The Economist*



Electronics, April 19, 1965: Cramming More Components onto Integrated Circuits; Gordon Moore

P.1

P.2

“...The complexity for minimum component costs has increased at a rate of roughly a factor of two per year (see graph)...”





Fig.1

# ... but nothing lasts forever

“The total cost of making a particular system function must be minimized”

- Gordon Moore



AME – Advanced Microelectronics  
 FCRP – Focus Center Research Program  
 FinFET – Fin-Shaped Field Effect Transistor  
 SEMATECH – Semiconductor Manufacturing Technology  
 MOSIS – Metal Oxide Semiconductor Implementation Service  
 \*Microelectronics Manufacturing Science and Technology (MMST)

Sources: Intel; press reports; Bob Colwell; Linley Group; IB Consulting; *The Economist*

# We need to turn the page



Electronics, April 19, 1965: Cramming More Components onto Integrated Circuits; Gordon Moore

P.3

## VIII. DAY OF RECKONING

Clearly, we will be able to build such component-crammed equipment. Next, we ask under what circumstances we should do it. **The total cost of making a particular system function must be minimized.** To do so, we could amortize the engineering over several identical items, or **evolve flexible techniques for the engineering of large functions** so that no disproportionate expense need be borne by a particular array. Perhaps **newly devised design automation procedures could translate from logic diagram to technological realization** without any special engineering.

It may prove to be **more economical to build large systems out of smaller functions, which are separately packaged** and interconnected. The availability of large functions, combined with functional design and construction, should allow the manufacturer of large systems to design and construct a considerable variety of equipment both rapidly and economically.

*Architecture*

Maximizing specialized functions

*Design*

Quickly enabling specialization


*Materials & Integration*

Adding separately packaged novel materials and using integration to provide specialized computing


# What are the national capabilities we should be investing in next?

“The total cost of making a particular system function must be minimized”

- Gordon Moore




- DARPA investment
- Commercial adoption




Sources: Intel; press reports; Bob Colwell; Linley Group; IB Consulting; *The Economist*

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.


## Pseudolithic Integration



## Specialized Hardware Blocks




## Software Hardware Co-design





# Where are we heading?

Sowing the seeds for a revolution in processing




# What is the initiative?


Program managers hired directly from the electronics community...

Aligning incentives as we both stare at an uncertain future

Co-developing electronics to manage the coming inflection to support both a national electronics base and national defense


# MTO ELECTRONICS RESURGENCE INITIATIVE TIMELINE






2025 - 2030

# NATIONAL ELECTRONICS CAPABILITY







## Traditional Programs Currently Funded

- **JUMP** – Joint University Microelectronics Program
- **CHIPS** – Common Heterogeneous Integration and IP Reuse Strategies
- **HIVE** – Hierarchical Identify Verify Exploit
- **L2M** – Lifelong Learning Machines
- **N-ZERO** - Near-Zero Power Radio Frequency Receivers
- **CRAFT** – Circuit Realization at Faster Time Scales
- **SSITH** – System Security Integrated Through Hardware and firmware


# Joint University Microelectronics Program (JUMP)



Stanford University  
3D System on Chip


Linton Salmon  
DARPA Program Manager

*The intersection of industry, academics, and government*





# MTO Electronics Timeline




L2M – Lifelong Learning Machines  
 BAA – Broad Agency Announcement  
 HIVE – Hierarchical Identify Verify Exploit  
 CRAFT – Circuit Realization at Faster Timescales  
 JUMP – Joint University Microelectronics Program  
 N-ZERO – Near Zero Power RF and Sensor Operations  
 SSITH – System Security Integrated Through Hardware and Firmware  
 CHIPS – Common Heterogeneous Integration and IP Reuse Strategies

# The goal of the Electronics Resurgence investment today is to reach a national capability between 2025 and 2030

“The total cost of making a particular system function must be minimized”


- Gordon Moore



# So how do you get involved?

Timeline and structure


# MTO ELECTRONICS PAGE 3 INVESTMENTS TIMELINE



# Dan Green

Materials


*Steering the science of materials to  
commercial product lines*



# Tom Rondeau

Architectures


The intersection of connectivity and  
computation



# Andreas Olofsson

Designs

*From Kickstarter to Supercomputer*









# ENSURING LONG-TERM U.S. LEADERSHIP IN SEMICONDUCTORS

ELECTRONICS RESURGENCE INITIATIVE WORKSHOP

FAIRMONT SAN JOSE, 170 S MARKET ST, SAN JOSE, CA 95113

JULY 18 – JULY 19, 2017

CRAIG MUNDIE

# PCAST WORKING GROUP

## Co-Chairs

**John Holdren\***  
Director, OSTP

Assistant to the President for Science and Technology &

**Paul Otellini**

Former President and CEO Intel

## Industry Working Group Members

**Richard Beyer**

Former Chairman and CEO Freescale Semiconducto

**Ajit Manocha**

Former CEO Global Foundries

**Wes Bush**

Chairman, CEO, and President Northrop Grumman

**Jami Miscik**

Co-CEO and Vice Chairman Kissinger Associates

**Diana Farrell**

President and CEO JP Morgan Chase Institute

**Craig Mundie\***

President Mundie & Associates

**John Hennessy**

President Emeritus Stanford University

**Mike Splinter**


Former CEO and Chairman Applied Materials

**Paul Jacobs**

Executive Chairman Qualcomm

**Laura Tyson**

Distinguished Professor - Graduate School UC Berkeley



# CHALLENGES AND OPPORTUNITIES

- TECHNOLOGICAL BARRIERS TO LOWER-POWER AND SCALING
- RAPIDLY SHIFTING GLOBAL MARKETS
- STRATEGIC POLICY AND FINANCIAL INVESTMENTS OUTSIDE USA
- MARKET ACCESS CONSTRAINTS
- UNEVEN INTELLECTUAL PROPERTY ENFORCEMENT
- FAB CAPACITY IN USA NOW LESS THAN 13%
- **DESIGN COMPLEXITY AND DEGREE OF SPECIALIZATION INCREASING**

# WE'VE SEEN THIS MOVIE BEFORE...

- IN THE 1980'S JAPAN WAS OVERTAKING THE U.S. IN MEMORY CIRCUITS
- BUT, THE MARKET WAS SHIFTING, DRIVEN BY MICROPROCESSOR ADVANCES
- THE USA POLICY AND INDUSTRY FOCUS WAS ON SPEED IMPROVEMENT AND TECHNOLOGY FUNDAMENTALS, AND THE JAPANESE FELL BEHIND
- KOREA, MORE RECENTLY, HAS MADE BIG INVESTMENTS
- CHINA IS INVESTING STRATEGICALLY
- A SUCCESSFUL U.S. STRATEGY TODAY MUST BE DIFFERENT...

# WIN THE RACE BY RUNNING FASTER!

- PICK FOCUS AREAS – MOONSHOTS
- APPLICATIONS-DRIVEN APPROACH
- TEN-YEAR TIME HORIZON
- GOVERNMENT INVESTMENT SHOULD COMPLEMENT NATURAL INDUSTRY INVESTMENT AREAS
- REDUCE DESIGN COSTS WITH RADICAL ADVANCES IN DESIGN TOOLS AND REUSABILITY – GOAL SHOULD BE 10X TO 100X REDUCTIONS IN TIME AND COSTS

## BUT IT'S LIKE PLAYING 3D CHESS...

- THE RULES OF THE GAME ARE DETERMINED BY THE APPLICATION DOMAIN
- THE PLANES OF THE GAME INCLUDE:
  - Computing Modalities
  - Computing Architectures
  - Component Technologies

# APPLICATION DOMAIN LEADERSHIP & SUPPORT ROLES

## STRONG TECH INDUSTRY INTEREST (GOVERNMENT SUPPORT)

- **Big Data Analytics:** Local real-time data analysis and visualization enabled by advances in security, low-power computation, and processor specialization.
- **Artificial Intelligence and Machine Learning:** Supervised and unsupervised machine learning enabled by new processors, including low-power processors, graphics processing units, and quantum computers.
- **Biotechnologies, Human Health Technologies:** Medical implants that are capable of ultra-low power processing, communications, and wireless charging.
- **Robotics, Autonomous Systems:** Speech and image recognition for mobile computing.
- **Telepresence, Virtual Reality, Mixed Reality:** Local real-time sensory input, such as video and graphics.
- **Machine Vision:** Imaging-based automatic inspection and analysis for applications such as process control and robot guidance.
- **Speech Recognition and Synthesis:** Portable systems enabling recognition and artificial production of human speech.
- **Nanoscale Systems and Manufacturing:** Democratized, small-batch fabrication structures at the nanoscale using a variety of material classes. Nanoscale 3D Printers will provide desktop fab capabilities for rapid prototyping, additive manufacturing, moving beyond silicon and interfacing with soft matter.
- **Ultra-High Performance Wireless:** Wireless systems with very low latency and extremely reliable communications, for example, between autonomous vehicles.
- **Holistic Secure Systems:** hardware-based defense in-depth, such as tamper resistant hardware that electronically authenticates software integrity.

## WEAKER TECH INDUSTRY INTEREST (GOVERNMENT LEADERSHIP)

- **Computational Chemistry:** Design of novel solutions for catalysis, low-temperature nitrogen fixation, etc.
- **Advanced Materials Science and Manufacturing:** Simulation of solid state materials, etc.
- **Modeling and Simulation:** Efficient exascale computing to enable advanced earthquake prediction (CMOS-based high-performance computing capable of 1-10 exaflops), high-fidelity weather modeling (superconducting-based hyperscale computing capable of 10-100 exaflops), and optimization problems (quantum computing).
- **Space Technologies:** Radiation hardness through circuit design and technologies (e.g., wide-bandgap electronics) rather than special manufacturing processes (e.g., insulating substrates or shielding).

# TAKING A FULL-STACK APPROACH *DOMAIN BY DOMAIN...*

1. ULTIMATE SOFTWARE APPLICATION

2. APPLICATION PROGRAMMING MODEL

3. PLATFORM SOFTWARE SERVICES

4. PLATFORM PROGRAMMING MODEL

5. OPERATING SYSTEMS SERVICES

6. COMPUTER SYSTEM ARCHITECTURES (PROCESSING, STORAGE, AND INTERCONNECT AT EVERY SCALE)

7. COMPONENT TECHNOLOGIES



# COMPUTING MODALITIES

**EMBEDDED SYSTEMS:** SPECIALIZED SEMICONDUCTORS, RANGING FROM HIGH-VOLUME/LOW-COST FOR APPLICATIONS LIKE INTERNET OF THINGS (IOT) DEVICES TO LOW-VOLUME/HIGH-COST SEMICONDUCTORS FOR ROBOTICS OR DEFENSE SYSTEMS. POWER EFFICIENCY REQUIREMENTS WILL VARY BY APPLICATION (HARVESTING ENERGY FROM THE AMBIENT ENVIRONMENT VERSUS DEDICATED POWER SOURCES, RESPECTIVELY). FLEXIBILITY AND AGILITY IN FABRICATION AND DESIGN WILL BE NEEDED TO MAINTAIN PROFITABILITY.

**PERSONAL/PORTABLE SYSTEMS:** DESKTOP, MOBILE, AND WEARABLE COMPUTING DEVICES. THESE ARE FREQUENTLY BATTERY-POWERED COMPUTATIONAL DEVICES, WHICH WILL BE OPTIMIZED FOR PERFORMANCE, PRICE, AND POWER EFFICIENCY. GENERAL PURPOSE COMPUTING WILL BE AUGMENTED BY ACCELERATORS, SENSOR ADD-ONS, AND OTHER FUNCTION-AUGMENTING ICT'S.

**HYPERSCALE SYSTEMS:** SUPERCOMPUTING DEVICES FOR "REMOTE" COMPUTATION THAT WILL BE AGGREGATED TO FORM THE MOST POWERFUL SYSTEMS THAT CAN BE PRODUCED IN EACH ARCHITECTURAL CLASS. THESE SYSTEMS ARE EXPECTED TO SOLVE OTHERWISE INTRACTABLE PROBLEMS; OR, FOR CLASSICAL ARCHITECTURES, TO MAXIMIZE PERFORMANCE WITHIN PRACTICAL POWER CONSTRAINTS. EMERGING ARCHITECTURES PROVIDING NEW CAPABILITIES AND DOMAIN-SPECIFIC OPTIMIZATIONS WILL BECOME INCREASINGLY IMPORTANT AS PERFORMANCE INCREASES LAG AND PRACTICAL POWER LIMITS ARE REACHED IN TRADITIONAL COMPUTING ARCHITECTURES.

# COMPUTER SYSTEM ARCHITECTURES

**VON NEUMANN:** CHANGES IN TECHNOLOGY TO ACCOMMODATE POST-MOORE'S LAW REALITIES, SUCH AS MULTI-CORE CPUS WITH DIFFERENT, COMPLEX MEMORY HIERARCHIES, WILL DEMAND NEW ENGINEERING PARADIGMS ACROSS THE EXISTING RANGE OF TRADITIONAL VON NEUMANN ARCHITECTURES FOR DIGITAL COMPUTATION.

**QUANTUM:** QUANTUM COMPUTING HAS THE POTENTIAL TO SUBSTANTIALLY ADVANCE OUR COMPUTE CAPABILITIES AND SOLVE CURRENTLY INTRACTABLE PROBLEMS. THERE ARE SEVERAL QUANTUM ARCHITECTURAL APPROACHES WHICH MAY SUPPORT DIFFERENT STRATEGIC DOMAINS, AND ALONG DIFFERENT TIMELINES. THESE APPROACHES, IN ROUGH ORDER OF LIKELY DEPLOYMENT, ARE: ANALOG QUANTUM SIMULATION; ADIABATIC QUANTUM ANNEALING; AND CIRCUIT-BASED QUANTUM COMPUTING.

**BIO/NEURO-INSPIRED (NEUROMORPHIC COMPUTING):** BIOLOGICALLY-INSPIRED POWER CONSUMPTION AND "TOPOLOGY" OF THE CIRCUITRY (USING THREE DIMENSIONS, MORE LIKE THE BRAIN), ANALOGOUS TO HOW RADIO NETWORKS ARE NOW DESIGNED IN THE POST-SHANNON LIMIT ERA.

**ANALOG COMPUTING:** ANALOG COMPUTING APPROACHES PREDATE DIGITAL COMPUTING AND IN THEORY CAN SOLVE SOME PROBLEMS THAT ARE INTRACTABLE ON DIGITAL COMPUTERS. IN PRACTICE, DIGITAL COMPUTING TECHNIQUES HAVE OVERTAKEN ANALOG COMPUTING, BUT ADVANCES IN NOISE MINIMIZATION COULD ALLOW SOLUTIONS IN SOME AREAS.

**SPECIAL PURPOSE ARCHITECTURES:** FIELD-PROGRAMMABLE GATE ARRAYS, GRAPHICS PROCESSING UNITS, AND DEEP LEARNING/MACHINE LEARNING ACCELERATORS, INCLUDING FOR EDGE COMPUTING.

**APPROXIMATE COMPUTING:** PERFORMING BOUNDED APPROXIMATION INSTEAD OF EXACT CALCULATIONS FOR ERROR-TOLERANT TASKS (SUCH AS MULTIMEDIA PROCESSING, MACHINE LEARNING, AND SIGNAL PROCESSING), SIGNIFICANTLY INCREASING EFFICIENCY AND REDUCING ENERGY CONSUMPTION.

# COMPONENT TECHNOLOGY VECTORS AND TIMELINES

## 1 TO 4 YEARS

- Neuromorphic
- Photonics
- Advanced and Quantum Sensors
- CMOS Sub 7nm and 3D structures
- Magnetic Flash and DRAM Memories
- 3D Wafer Stacking
- 5G wireless technologies

## 5 TO 7 YEARS

- Magnetic SRAM
- 3D Die-to-Wafer Stacking
- 3D Monolithic Fab
- Advanced non-volatile SRAM
- Carbon Nanotubes
- Phase Change Materials
- Biotech-to-electronic interfaces
- Superconducting Logic, Interconnects and Storage

## 7 TO 10+ YEARS

- 6G wireless technologies
- Quantum Computers
- DNA Storage

The background is a solid teal color. In the four corners, there are decorative white line-art elements resembling circuit traces or neural network connections. These elements consist of thin lines that branch out and terminate in small circles, creating a sense of connectivity and technology.

# WE HAVE MORE THAN ENOUGH TECHNOLOGIES

WE JUST HAVE TO PICK A FEW BIG PROBLEMS TO DRIVE THEM INTO COMMERCIALIZATION

# Data, Computation, and Electronics

---

**Wade Shen**

*DARPA Program Manager*

18 July 2017





- I2O = Information Innovation Office @ DARPA
- Data analysis and machine learning for national security:
  - Detecting ceasefire violations in Yemen
  - Finding human traffickers from their online ads
  - Machine learning that patches bugs in real-time
  - Tracking targets at the speed of a bullet
  - Machine learning that builds machine learning
- Why do we need better compute capabilities?



# Detecting ceasefire violations in Yemen

- Data: Publicly available social media + seismic activity data from WWSSN

1. Anomaly detection finds events via social media and seismic data



2. Image understanding helps characterize the event



- asphalt: 0.76836807
- flooring: 0.65001416
- rubble: 0.62622625
- construction: 0.61434084




- vehicle: 0.85797721
- sahara: 0.56392485
- military vehicle: 0.56342363

WWSSN - World Wide Seismograph Network



# Machine learning for detection of trafficking

Ads and reviews posted online




Text helps identify authors and pricing behaviors


Images indicate signs of physical abuse and age



Predicting trafficking vendors from ad behaviors



400+ arrests, 16+ convictions



Author networks help discover latent trafficking rings






## Memex Missing Persons Watch (MMPW)

- 1 in 6 missing persons become sex trafficking victims  
[National Center for Missing & Exploited Children (NCMEC)]
- MMPW continuously monitors online prostitution ads for missing persons
  - Compares ad photos vs. missing person photos
  - Alerts when missing person emerges in online advert

NCMEC Photo




MEMEX Ad



MMPW automatically discovered 4 missing persons searching 17M faces/day



# Prevalence estimation for sex trafficking





# CGC: Finding bugs at machine speed





Image source: <https://www.youtube.com/watch?v=v5ghK6yUJv4>

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.



## Exacto: Target tracking at the speed of a bullet



Video not shown in pdf


Source youtube: <https://www.youtube.com/watch?v=YoOaJclKSZg>

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.




# D<sup>3</sup>M: Data-Driven Discovery of Models

## Today: Manual



- Model: representation of a real-world system
  - 538 election model
  - NCAR arctic sea ice model
  - N7 IED explosion predictor
- Manual process: 10-1000s of person-years
- Teams of experts required to develop the model

## Tomorrow: Automated




- Automatically select problem-specific model primitives
  - Extend the library of modeling primitives
- Automatically compose complex models from primitives
- Facilitate user interaction with composed models



# Machine learning that builds machine learning

## Computer vision/object recognition (CIFAR-100)

- Prior state of the art: Google/Microsoft DNN



DNN – Deep neural network




# The compute problem

It takes this...




... to protect this



Required 7,000+ compute hours to beat humans



The scope that tracks this...




has 30 minutes of battery life



# Case study: deep neural networks



Rosenblatt's digit recognizer, 1958




AlexNet, 2012






# Case study: deep neural networks






# Data are vectors and matrices

Sparse vectors/matrices




Graphs = Sparse matrices




Text and programs -> Sparse vectors


Dense vectors/matrices



Time series = dense cepstrum/spectrum




Images = dense vectors







# Machine learning is projection





# Compute enables machine learning; partially

Sparse systems




Sparse-to-Sparse  
*ASICs ~ 10-50x*

Machine translation  
Author ID

Sparse-to-Dense  
*GPU ~ 2-10x*

Graph/word embedding  
Vertex classification  
PageRank

Dense systems



Dense-to-Dense  
*GPU ~ 10-100x*  
*TPU ~ 100-1000x*

Target tracking  
Object detection


Dense-to-Sparse  
*GPU ~ 2-10x*

Image captioning  
Speech recognition  
Image/audio biometrics




# Can we have our cake and eat it to?

## Hyper-specialization (ASICs)



### SPARSE - Graphicionado @ 1 GHz in 28nm


- Pipeline for graph analytics data flow
- Multiple pipeline streams with SRC & DST access
- **157K edges/s/mW on BFS**



### DENSE - Eyeriss @ 0.6 GHz in 28nm

- Convolution accelerator 168 (MACs) PEs with reconfigurable dataflow
- 182 KB of on-chip SRAM
- **250 images/s/W on AlexNet**

## Malleable architectures



SPARSE:  
BFS on Twitter  
**102K edges/s/  
mW**

DENSE:  
AlexNet (full app.)  
**130 images/s/W**



[www.darpa.mil](http://www.darpa.mil)

# Electronics Resurgence Initiative: Materials and Integration Thrust

---

**Daniel S. Green**

*DARPA Program Manager*

18 July 2017





# Motivating Materials for Beyond Moore's Law Scaling

---

A compute problem






# Materials have underpinned Moore's Law from the start



What is a transistor: The World of Modern Electrons; Sam Sattel




Applied Physics: Feb 2012; Experimental realization of superconducting quantum interference devices with topological insulator junctions. M. Veldhorst et. al.

...and continue to present opportunities




At the same time, heterogeneous integration has advanced



DAHI Program

300mm diameter Si CMOS wafer




DAHI Program

Si (45nm), InP (TF5 HBT), GaN (GaN20 HEMT)

...and allowed a faster, flexible mix of materials



The materials thrust aims to advance and combine these pieces together



Integration



Panel 1: Accelerating Materials Discovery



Panel 2: Emerging Materials and Devices



Panel 3: Integrated Processes




Shutterstock.com



Fundamental Science

Changing the fundamental compute building blocks allows us to question:

**Where and how should we do our thinking?**



Beyond Moore's Law



## Accelerating Materials Discovery

---



# A brief materials story

**DARPA Grant: Metalorganic Chemical Vapour dDeposition (MOCVD) Growth Process**  
~ 1989




**Commercial Material: Gallium Nitride (GaN)**  
1990s




Blue LED



**DARPA Wide Bandgap Semiconductor – Radio Frequency (WBGs-RF) Program**  
2000s



**GaN RF Device**




**Commercial: Base station technology**  
2010s




**Defense: Radar and Communications**  
2010s




# Processes for integration are also possible



## Metal Embedded Chip Assembly (MECA)



**MECA-integrated heterogeneous module**



Sources: HRL, Solid State Technology



## What's different here?

- Focus on enabling Beyond Moore's Law Scaling
  - Not an RF component initiative
  - Not a Moore's Law Scaling Initiative
- Big Question:
  - Can we develop processes to integrate (and identify) new materials quickly?

<b>Accelerating Materials Discovery Panel</b>		
	<b>Stephen Bedell</b>	<b>IBM T. J. Watson Research Center</b>
	<b>Joy Watanabe</b>	<b>Intermolecular, Inc.</b>
	<b>Michael Kozicki</b>	<b>Arizona State</b>
	<b>Subu Iyer</b>	<b>UCLA</b>
	<b>Joseph Geddes</b>	<b>Photia Incorporated</b>




## Emerging Materials and Devices

---








# Device opportunity: informed by integration





300mm diameter Si CMOS wafer (45nm node)



DAHI integration (Dec 2015): Si (45nm), InP (TF5 HBT), GaN (GaN20 HEMT)



DAC with very low digital noise (-70dBc)








Successful testing identified optimal S/H circuit for ADC (>65dB SFDR @ 2GHz)

Sources: DARPA, Northrop Grumman



# DAHI simplicity enables rapid evolution

Technology	MPW0	MPW1	MPW2	MPW3	Future MPWs
CMOS	IBM 65nm	GF 45 nm	GF 45 nm	GF 45 nm	GF 45 nm
InP HBT	TF4 (2 metals)	TF4 (3 metals)	TF4 (4 metals)	TF4 (4 metals)	TF4 (4 metals)
		TF5 (3 metals)	TF5 (4 metals)	TF5 (4 metals)	TF5 (4 metals)
InP Varactor Diode					AD1
GaN HEMT	GaN20	GaN20	GaN20	GaN20	GaN20
	T3 (HRL)	T3 (HRL)	T3 (HRL)	T3 (HRL)	T3 (HRL)
GaAs HEMT				P3K6	P3K6
Passive Components		PolyStrata (Nuvotronics)	PolyStrata (Nuvotronics)	PolyStrata (Nuvotronics)	PolyStrata (Nuvotronics)
Base Substrate	CMOS	CMOS	CMOS	CMOS	CMOS
				SiC Interposer (IWP5)	SiC Interposer (IWP5)
			<p>In test</p> 	<p>In fab</p> 	


Sources: DARPA, Northrop Grumman

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.



# Builds on our initial efforts – with demonstrated UPSIDE

## Unconventional Processing of Signals for Intelligent Data Exploitation (UPSIDE) Program




Eg, 100,000s Tracks collected by ARGUS

Video surveillance collection and analysis significantly exceed current embedded computing capability


### Today: Digital Signal Processing

- Current approaches require compute-intensive, exact, sequential operations over all pixels to detect features, objects and tracks.
- Large images require Tera-Ops/sec



### Unconventional Analog Processing

- UPSIDE replaces compute-intensive exact Boolean operations with probabilistic, best match for significant power efficiency





## What's different here?

- Focus on enabling Beyond Moore's Law Scaling
  - Not a conventional logic / memory device initiative
- Big Question:
  - What are the NEW materials or devices (and their functions) that should added to the toolbox?

<b>Emerging Materials and Devices Panel</b>		
	<b>Jian-Ping Wang</b>	<b>University of Minnesota</b>
	<b>Sayeef Salahuddin</b>	<b>UC Berkeley/EECS</b>
	<b>Arjit Raychowdhury</b>	<b>Georgia Tech</b>
	<b>Vladimir Stojanovic</b>	<b>University of California, Berkeley</b>
	<b>Noah Sturcken</b>	<b>Ferric, Inc.</b>




## Integrated Processes

---



# "Page 3" materials and integration

"Page 3"  
New Device/Integration Technology  
New Algorithms/Architecture




FPGA – Field Programmable Gate Array  
GP - General Purpose  
GPU – Graphics Processing Unit  
CPU – Central Processing Unit  
GOPS- Giga Operations per Second



# "Page 3" materials and integration

"Page 3"  
New Device/Integration Technology

New Algorithms/Architecture




FPGA – Field Programmable Gate Array  
GP - General Purpose  
GPU – Graphics Processing Unit  
CPU – Central Processing Unit  
GOPS- Giga Operations per Second



# The problem for many applications: SoC performance is driven by data transfer time


- Most of the problem is memory bandwidth and latency
- Even 2D CMOS ML accelerators aren't addressing the memory problem



Simulation data from S. Mitra at Stanford



## “Bring memory in the compute” Monolithic 3D SoC




### Initial simulations

- Up to 1000X improvement in Energy\*time for memory-intensive applications at a common node
- Up to 100X improvement in Energy\*time when comparing 3D SoC @ 90nm with 2D at 7nm
- Less cost per area than 2D 14nm fabrication with up to 4GB of on-chip memory storage

### Critical needs

- Low temperature logic device fabrication (< 450C)
- Low temperature, dense NVM cell fabrication (< 450C)

## “Bring the compute in memory” DNN Dot Product calculation



### Initial simulations

- Initial simulation shows strong improvement to Energy\*time for DNN core computation

### Critical needs

- Full system simulations
- Optimal memory unit cell



## What's different here?

---

- Focus on enabling Beyond Moore's Law Scaling
  - Not just the 3DIC challenge with conventional architectures
  - Seek to overcome the memory bottleneck
- Big Question:
  - Can we use integrated process to realize new architectures unavailable today?

<b>Integrated Processes Panel</b>		
	<b>Max Shulaker</b>	<b>MIT</b>
	<b>Bruce Taol</b>	<b>Micron</b>
	<b>Wilfried Haensch</b>	<b>IBM T. J. Watson Research Center</b>
	<b>Qiangfei Xia</b>	<b>UMass Amherst</b>
	<b>Zvi Or-Bach</b>	<b>Monolithic 3D, Inc.</b>



[www.darpa.mil](http://www.darpa.mil)

# Electronics Resurgence Initiative: Architectures

---


**Tom Rondeau**

*DARPA Program Manager*

18 July 2017




# Previous project lead for GNU Radio






# Streaming data across multiple processing elements



Mapping done by hand engineering  
Moving between processors is overhead




Can we automatically map algorithms to processors?  
Can we afford to move data back and forth?

FPGA – Field Programmable Gate Array  
GPU – Graphics Processing Unit  
CPU – Central Processing Unit  
DSP – Digital Signal Processor  
GPP – General Purpose Processor




# Computing linear algebra is a hard problem

- Processor design trades
  - Math/logic resources
  - Memory (cache vs. register vs. shared)
  - Address computation
  - Data access and flow
- Processor choice depends on:
  - Memory requirements  
(small vs. large) x (random vs. linear)
  - Computation requirements




**The problem:** Can we find optimal hardware configuration across algorithms?



No one hardware solves all problems well



# Managing specialization & flexibility




## Specialization

- Performance has come at the cost of usability
- Difficulty in programming and system integration

## Flexibility


- Productivity has come at the cost of compute efficiency
- Abstraction tends to ignore the underlying hardware







# It's not just the processor



- GPUs do better at computing convolutions (dense matrix multiplies)
- Cost of data transfer means sometimes the CPU is more efficient
- Resource optimization for multiple applications



# System integration requires full-stack programming

---

## Today's model

Single Processor: Significant prior work

- High-level languages, compilers, libraries, tools

System of Processors: Basic tools but significant difficulties

- Middleware, busses/networking, data management


## Opportunities

- Full understanding of the processing elements
- Performance monitoring and online updates
- Managing data movement (memory, I/O)
- Better representations of the problems
- Faster time to integration



# Building a development ecosystem

Build new compute engines and processors that solve the significant computing needs of today's and tomorrow's applications.



But a chip that can't be used, integrated, and programmed is called sand

This list of processors suggests that solutions exist. So why are we here?

## Parallel Processors

Adapteva	Cognivue	Intel-MIC	Rapport	XMOS
Analog Devices-	Cognovo	Intellasis	Raytheon-Monarch	Ziilabs
BlackFin	Coherent Logix	Intrinsity	Recore	
Altair	CoreSonic	IPFLex	Sandbridge	
Altera	CPUTEch	Kalray	SiByte	
Ambric	Cradle	Mathstar	SiCortex	
AMD-APU	Cswitch	MobileEye	Silicon Hive	
ARM-MP/Neon	DesignArt	ModemArt	Silicon Spice	
ARM-Mali	ElementCXI	Morphics	Singular Computing	
Asocs	EZChip	Morpho	Sound Design	
Aspex	Freescale	Movidius	SpiralGateway	
AxisSemi	Greenarrays	NEC	Stream Processors	
BOPS	HP	Netlogic	Stretch	
Boston Circuits	IBM-Cell	Netronome	Tabula	
Brightscale	IBM-Cyclops	Nvidia	Thinking Machines	
Calxeda	Icera-PowerVR	Octasic	TI	
Cavium	Imagination-PowerVR	PACT	Tilera	
CEVA	Imec	Paneve	TOPS	
Chameleon	Inmos-Transputer	Picochip	Venray	
Clearspeed	Intel-TFLOPS	Plurality	Xelerated	
Cognimem	Intel-Larrabee	Quicksilver	Xilinx	

<http://www.adapteva.com/andreas-blog/the-siren-song-of-parallel-computing/>



# Benefits of a rich development ecosystems

*Cutting corners to meet arbitrary management deadlines*



*Essential*

## Copying and Pasting from Stack Overflow

O'REILLY®

*The Practical Developer*  
*@ThePracticalDev*

<https://www.gitbook.com/book/tra38/essential-copying-and-pasting-from-stack-overflow/details>




# Beyond scaling architectures

## Managing specialization & flexibility

- Are flexibility and specialization inherently opposite?
  - Eat your cake and have it, too
- New approaches to processor/SoC designs that change how we specialize?
  - Potential new accelerators and flexible processors that change to meet data needs?

## Building a Development Ecosystem

- How do we understand processing needs/capabilities?
  - Cataloged by the math (e.g., dense vs. sparse)?
- Are there better tools to manage the system of processors?
  - Intelligent agents, smart compilers, others?



<https://en.wikipedia.org/wiki/Architect>



[https://commons.wikimedia.org/wiki/File:Chocolate\\_Fondant.jpg](https://commons.wikimedia.org/wiki/File:Chocolate_Fondant.jpg)



[www.darpa.mil](http://www.darpa.mil)