## Part 6

## Code generation

## Structure of a compiler



## Final code generation

- At this point, we have optimized intermediate code, from which we would like to generate the final code
- By final code, we typically mean assembly language of the target machine
- Goal of this stage:
- Choose the appropriate machine instructions to translate each intermediate representation instruction
- Handle finite machine resources (registers, memory, etc.)
- Implement low-level details of the run-time environment
- Implement machine-specific code optimization
- This step is very machine-specific

■ In this course, we will only mention some typical and general problems

## Short tour on machine code

- RISC (Reduced Instruction Set Computer)
- E.g.: PowerPC, Sparc, MIPS (embedded systems), ARM...
- Many registers, 3-address instructions, relatively simple instruction sets
- CISC (Complex Instruction Set Computer)
- E.g.: x86, x86-64, amd64...
- Few registers, 2-address instructions, complex instruction sets

■ Stack-based computer:

- E.g.: Not really used anymore but Java's virtual machine is stack-based
- No register, zero address instructions (operands on the stack)

■ Accumulator-based computer:

- E.g.: First IBM computers were accumulator-based
- One special register (the accumulator), one address instructions, other registers used in loops and address specification


## Outline

1. Introduction
2. Instruction selection
3. Register allocation
4. Memory management

## Instruction selection

■ One needs to map one or several instructions of the intermediate representation into one or several instructions of the machine language

- Complexity of the task depends on:
- the level of the IR
- the nature of the instruction-set architecture
- the desired quality of the generated code
- Examples of problems:
- Conditional jumps
- Constants
- Complex instructions


## Example: Conditional jumps

- Conditional jumps in our intermediate language are of the form: IF id relop Atom THEN labelid ELSE labelid

■ Conditional jumps might be different on some machines:

- One-way branch instead of two-way branches

IF $c$ THEN $I_{t}$ ELSE $I_{f}$
$\begin{array}{ll}\text { branch_if_c } & I_{r} \\ \text { jump } & I_{f}\end{array}$

- Condition such as "id relop Atom" might not be allowed. Then, compute the condition and store it in a register
- There might exist special registers for conditions


## Example: Constants

- IR allows arbitrary constants as operands to binary or unary operators
- This is not always the case in machine code
- MIPS allows only 16 -bit constants in operands (even though integers are 32 bits)
- On the ARM, a constant can only be a 8 -bit number positioned at any even bit boundary (within a 32-bit word)

http://www.davespace.co.uk/arm/
■ If a constant is too big, translation requires to build the constant into some register
■ If the constant is used within a loop, its computation should be moved outside


## Exploiting complex instructions

■ If we do not care about efficiency, instruction selection is straightforward:

- Write a code skeleton for every IR instruction
- Example in MIPS assembly:

$$
t_{2}:=t_{1}+116 \quad \Rightarrow \quad \text { addi } \mathbf{r} 2, \mathrm{r} 1,116
$$

(where r 2 and r 1 are the registers chosen for $t_{2}$ and $t_{1}$ )

- Most processors (even RISC-based) have complex instructions that can translate several IR instructions at once
- Examples in MIPS assembly:

$$
\begin{aligned}
& t_{2}:=t_{1}+116 \quad \Rightarrow \quad \text { Iw } r 3,116(r 1) \\
& t_{3}:=M\left[t_{2}\right]
\end{aligned}
$$

(where r 3 and r 1 are the registers chosen for $t_{3}$ and $t_{1}$ resp. and assuming that $t_{2}$ will not be used later)

- For efficiency reason, one should exploit them


## Code generation principle

- Determine for each variable whether it is dead after a particular use (liveness analysis, see later)

$$
\begin{aligned}
& t_{2}:=t_{1}+116 \\
& t_{3}:=M\left[t_{2}^{\text {last }}\right]
\end{aligned}
$$

- Associate an address (register, memory location...) to each variable (register allocation, see later)
■ Define an instruction set description, i.e., a list of pairs of:
- pattern: a sequence of IR instructions

$$
\begin{aligned}
t & :=r_{s}+k \\
r_{t} & :=M\left[t^{\text {last }}\right]
\end{aligned}
$$

- replacement: a sequence of machine-code instruction translating the pattern

$$
\text { Iw } r_{t}, k\left(r_{s}\right)
$$

■ Use pattern matching to do the translation

## Illustration

Pattern/replacement pairs for a subset of the MIPS instruction set

| $t:=r_{s}+k$, | lw | $r_{t}, k\left(r_{s}\right)$ |
| :--- | :--- | :--- |
| $r_{t}:=M\left[t^{l a s t}\right]$ |  |  |
| $r_{t}:=M\left[r_{s}\right]$ | lw | $r_{t}, 0\left(r_{s}\right)$ |
| $r_{t}:=M[k]$ | lw | $r_{t}, k(\mathrm{RO})$ |
| $t:=r_{s}+k$, <br> $M\left[t^{l a s t}\right]:=r_{t}$ | sw | $r_{t}, k\left(r_{s}\right)$ |
| $M\left[r_{s}\right]:=r_{t}$ | sw | $r_{t}, 0\left(r_{s}\right)$ |
| $M[k]:=r_{t}$ | sw | $r_{t}, k(\mathrm{RO})$ |
| $r_{d}:=r_{s}+r_{t}$ | add | $r_{d}, r_{s}, r_{t}$ |
| $r_{d}:=r_{t}$ | add | $r_{d}, \mathrm{RO}, r_{t}$ |
| $r_{d}:=r_{s}+k$ | addi | $r_{d}, r_{s}, k$ |
| $r_{d}:=k$ | addi | $r_{d}, \mathrm{RO}, k$ |

MIPS instructions:
■ lw r,k(s): $r=M[s+k]$
■ sw r,k(s): $M[s+k]=r$
■ add $\mathrm{r}, \mathrm{s}, \mathrm{t}: r=s+t$
■ addi $r, s, k: r=s+k$ where $k$ is a constant

■ R0: a register containing the constant 0

## Illustration

| IF $r_{s}=r_{t}$ THEN label $_{t}$ ELSE label $_{f}$, LABEL label $_{f}$ | $\text { label }_{f} \text { : }{ }^{\text {beq }}$ | $r_{s}, r_{t}, \text { label }_{t}$ |
| :---: | :---: | :---: |
| IF $r_{s}=r_{t}$ THEN label $_{t}$ ELSE label ${ }_{f}$, LABEL label $_{t}$ | label $_{t}$ : ${ }^{\text {bne }}$ | $r_{s}, r_{t}, \text { label }_{f}$ |
| IF $r_{s}=r_{t}$ THEN label $_{t}{\text { ELSE } \text { label }_{f} \text { d }}^{\text {a }}$ | $\begin{aligned} & \text { beq } \\ & \mathrm{j} \end{aligned}$ | $\begin{aligned} & r_{s}, r_{t}, \text { label }_{t} \\ & \text { label }_{f} \\ & \hline \end{aligned}$ |
| IF $r_{s}<r_{t}$ THEN label $_{t}$ ELSE label $_{f}$, ${\text { LABEL } \text { label }_{f}}$ | label $_{f}:$slt <br> bne | $\begin{aligned} & r_{d}, r_{s}, r_{t} \\ & r_{d}, \text { RO, } \text { label }_{t} \end{aligned}$ |
| IF $r_{s}<r_{t}$ THEN label $_{t}$ ELSE label $_{f}$, LABEL label $_{t}$ |  slt <br> label : | $\begin{aligned} & r_{d}, r_{s}, r_{t} \\ & r_{d}, \mathrm{RO}, \text { label }_{f} \end{aligned}$ |
|  | $\begin{aligned} & \text { slt } \\ & \text { bne } \\ & \text { j } \end{aligned}$ | $\begin{aligned} & r_{d}, r_{s}, r_{t} \\ & r_{d}, \text { Ro, } \text { label }_{t} \\ & \text { label }_{f} \\ & \hline \end{aligned}$ |
| LABEL label | label: |  |

MIPS instructions:
■ beq r,s,lab: branch to lab if $r=s$
■ bne r,s,lab: branch to lab if $r \neq s$

- slt r,s,t: $r=(s<t)$

■ j I: unconditional jump

## Pattern matching

- A pattern should be defined for every single IR instruction (otherwise it would not be possible to translate some IR code)
- A last in a pattern can only be matched by a last in the IR code
- But any variable in a pattern can match a last in the IR code
- If patterns overlap, there are potentially several translations for the same IR code
■ One wants to find the best possible translation (e.g., the shortest or the fastest)
- Two approaches:
- Greedy: order the pairs so that longer patterns are listed before shorter ones and at each step, use the first pattern that matches a prefix of the IR code
- Optimal: associate a cost to each replacement and find the translation that minimizes the total translation cost, e.g. using dynamic programming


## Illustration

Using the greedy approach:

| IR code |  | MIPS code |
| :---: | :---: | :---: |
| $a:=a+b^{\text {last }}$ |  | add $a, a, b$ |
| $d:=c+8$ |  | sw $a, 8(c)$ |
| $M\left[d^{\text {last }}\right]:=a$ | $\Rightarrow$ |  |
| IF $a=c$ THEN label $_{1}$ ELSE label ${ }_{2}$ LABEL label | label | beq a, c, label ${ }_{1}$ |

## Outline

## 1. Introduction

## 2. Instruction selection

3. Register allocation
4. Memory management

## Register allocation

■ In the IR, we assumed an unlimited number of registers (to ease IR code generation)

- This is obviously not the case on a physical machine (typically, 5-10 general-purpose registers for a CISC architecture, $>15$ for a RISC architecture)
- Registers can be accessed quickly and operations can be performed on them directly
- Using registers intelligently is therefore a critical step in any compiler (can make a difference in orders of magnitude)
- Register allocation is the process of assigning variables to registers and managing data transfer in and out of the registers


## Challenges in register allocation

- Registers are scarce
- Often substantially more IR variables than registers
- Need to find a way to reuse registers whenever possible

■ Register management is sometimes complicated

- Each register is made of several small registers ( $\times 86$ )
- There are specific registers which need to be used for some instructions (x86)
- Some registers are reserved for the assembler or operating systems (MIPS)
- Some registers must be reserved to handle function calls (all)

■ Here, we assume only some number of indivisible, general-purpose registers (MIPS-style)

## A direct solution

■ Idea: store every value in main memory, loading values only when they are needed.

- To generate a code that performs some computation:
- Generate load instructions to retrieve the values from main memory into registers
- Generate code to perform the computation on the registers
- Generate store instructions to store the result back into main memory
- Example:
(with $\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}$ stored resp. at $\mathrm{fp}-8, \mathrm{fp}-12, \mathrm{fp}-16, \mathrm{fp}-20$ )

$$
\begin{aligned}
& a:=b+c \quad \text { lw } t_{0},-12(f p) \\
& d:=a \quad \Rightarrow \quad \text { lw } t_{1},-16(f p) \\
& c:=a+d \quad \text { add } t_{2}, t_{0}, t_{1} \\
& \frac{\text { sw } t_{2},-8(f p)}{\text { Iw } t_{0},-8(f p)} \\
& \frac{\text { sw } t_{0},-20(f p)}{\text { Iw } t_{0},-8(f p)} \\
& \text { Iw } t_{1},-20(f p) \\
& \text { add } t_{2}, t_{0}, t_{1} \\
& \text { sw } t_{2},-16(f p)
\end{aligned}
$$

## A direct solution

■ Advantage: very simple, translation is straighforward, never runout of registers
■ Disadvantage: very inefficient, waste space and time

- Better allocator should:
- try to reduce memory load/store
- reduce total memory usage

■ Need to answer two questions:

- Which register do we put variables in?
-What do we do when we run out of registers?


## Liveness analysis

■ A variable is live at some point in the program if its value may be read later before it is written. It is dead if there is no way its value can be used in the future.

- Two variables can share a register if there is no point in the program where they are both live
- Liveness analysis is the process of determining the live or dead statuses of all variables throughout the (IR) program
- Informally: For an instruction I and a variable $t$
- If $t$ is used in $I$, then $t$ is live at the start of $I$
- If $t$ is assigned a value in $I$ (and does not appear in the RHS of $I$ ), then $t$ is dead at the start of the $/$
- If $t$ is live at the end of $I$ and $I$ does not assign a value to $t$, then $t$ is live at the start of I
- $t$ is live at the end of $I$ if it is live at the start of any of the immediately succeding instructions


## Liveness analysis: control-flow graph

First step: construct the control-flow graph

- For each instruction numbered $i$, one defines succ $[i]$ as follows:
- If instruction $j$ is just after $i$ and $j$ is neither a GOTO or IF-THEN-ELSE instruction, then $j$ is in succ $[i]$
- If $i$ is of the form GOTO $I$, the instruction with label $I$ is in succ $[i]$.
- If $i$ is IF $p$ THEN $I_{t}$ ELSE $I_{f}$, instructions with label $I_{t}$ and $I_{f}$ are both in succ[i]
- The third rule loosely assumes that both outcomes of the IF-THEN-ELSE are possible, meaning that some variables will be claimed live while they are dead (not really a problem)


## Liveness analysis: control-flow graph

Example
(Computation of Fibonacci( $n$ ) in a)

$$
\begin{aligned}
\text { 1: } & a:=0 \\
\text { 2: } & b:=1 \\
\text { 3: } & z:=0 \\
\text { 4: } & \text { LABEL loop } \\
\text { 5: } & \text { IF } n=z \text { THEN end ELSE body } \\
\text { 6: } & \text { LABEL body } \\
\text { 7: } & t:=a+b \\
\text { 8: } & a:=b \\
\text { 9: } & b:=t \\
\text { 10: } & n:=n-1 \\
\text { 11: } & z:=0 \\
\text { 12: } & \text { GOTO loop } \\
\text { 13: } & \text { LABEL end }
\end{aligned}
$$

| $i$ | $\operatorname{succ}[i]$ |
| ---: | :---: |
| 1 | 2 |
| 2 | 3 |
| 3 | 4 |
| 4 | 5 |
| 5 | 6,13 |
| 6 | 7 |
| 7 | 8 |
| 8 | 9 |
| 9 | 10 |
| 10 | 11 |
| 11 | 12 |
| 12 | 4 |
| 13 |  |

## Liveness analysis: gen and kill

For each IR instruction, we define two functions:

- gen[i]: set of variables that may be read by instruction $i$

■ kill[i]: set of variables that may be assigned a value by instruction $i$

| Instruction $i$ | gen $[i]$ | kill $[i]$ |
| :--- | :---: | :---: |
| LABEL $l$ | 0 | 0 |
| $x:=y$ | $\{y\}$ | $\{x\}$ |
| $x:=k$ | $\emptyset$ | $\{x\}$ |
| $x:=$ unop $y$ | $\{y\}$ | $\{x\}$ |
| $x:=$ unop $k$ | $\emptyset$ | $\{x\}$ |
| $x:=y$ binop $z$ | $\{y, z\}$ | $\{x\}$ |
| $x:=y$ binop $k$ | $\{y\}$ | $\{x\}$ |
| $x:=M[y]$ | $\{y\}$ | $\{x\}$ |
| $x:=M[k]$ | $\emptyset$ | $\{x\}$ |
| $M[x]:=\mathrm{y}$ | $\{x, y\}$ | 0 |
| $M[k]:=\mathrm{y}$ | $\{y\}$ | 0 |
| GOTO $l$ | $\emptyset$ | 0 |
| IF $x$ relop $y$ THEN $l_{t}$ ELSE $l_{f}$ | $\{x, y\}$ | 0 |
| $x:=$ CALL $f($ args $)$ | args | $\{x\}$ |

## Liveness analysis: in and out

■ For each program instruction $i$, we use two sets to hold liveness information:

- in[i]: the variables that are live before instruction $i$
- out[i]: the variables that are live at the end of $i$

■ in and out are defined by these two equations:

$$
\begin{aligned}
i n[i] & =\operatorname{gen}[i] \cup(\text { out }[i] \backslash k i l l[i]) \\
\operatorname{out}[i] & =\bigcup_{j \in \operatorname{succ}[i]} i n[j]
\end{aligned}
$$

- These equations can be solved by fixed-point iterations:
- Initialize in $[i]$ and out $[i]$ to empty sets
- Iterate over instructions (in reverse order, evaluating out first) until convergence (i.e., no change)
- For the last instruction (succ $[i]=\emptyset$ ), out $[i]$ is a set of variables that are live at the end of the program (i.e., used subsequently)


## Illustration

$$
\begin{aligned}
1: & a:=0 \\
2: & b:=1 \\
\text { 3: } & z:=0 \\
\text { 4: } & \text { LABEL loop } \\
\text { 5: } & \text { IF } n=z \text { THEN end ELSE body } \\
\text { 6: } & \text { LABEL body } \\
\text { 7: } & t:=a+b \\
\text { 8: } & a:=b \\
\text { 9: } & b:=t \\
\text { 10: } & n:=n-1 \\
\text { 11: } & z:=0 \\
\text { 12: } & \text { GOTO loop } \\
\text { 13: } & \text { LABEL end }
\end{aligned}
$$

| $i$ | succ $[i]$ | gen $[i]$ | kill $[i]$ |
| ---: | :---: | :---: | :---: |
| 1 | 2 |  | $a$ |
| 2 | 3 |  | $b$ |
| 3 | 4 |  | $z$ |
| 4 | 5 |  |  |
| 5 | 6,13 | $n, z$ |  |
| 6 | 7 |  |  |
| 7 | 8 | $a, b$ | $t$ |
| 8 | 9 | $b$ | $a$ |
| 9 | 10 | $t$ | $b$ |
| 10 | 11 | $n$ | $n$ |
| 11 | 12 |  | $z$ |
| 12 | 4 |  |  |
| 13 |  |  |  |

(Mogensen)
(We can assume that out $[13]=\{a\}$ )

## Illustration

|  | Initial |  | Iteration 1 |  | Iteration 2 |  | Iteration 3 |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| i | out $[i]$ | in $[i]$ | out $[i]$ | in $[i]$ | out $[i]$ | in $[i]$ | out $[i]$ | in $[i]$ |
| 1 |  |  | $n, a$ | $n$ | $n, a$ | $n$ | $n, a$ | $n$ |
| 2 |  |  | $n, a, b$ | $n, a$ | $n, a, b$ | $n, a$ | $n, a, b$ | $n, a$ |
| 3 |  |  | $n, z, a, b$ | $n, a, b$ | $n, z, a, b$ | $n, a, b$ | $n, z, a, b$ | $n, a, b$ |
| 4 |  |  | $n, z, a, b$ | $n, z, a, b$ | $n, z, a, b$ | $n, z, a, b$ | $n, z, a, b$ | $n, z, a, b$ |
| 5 |  |  | $a, b, n$ | $n, z, a, b$ | $a, b, n$ | $n, z, a, b$ | $a, b, n$ | $n, z, a, b$ |
| 6 |  |  | $a, b, n$ | $a, b, n$ | $a, b, n$ | $a, b, n$ | $a, b, n$ | $a, b, n$ |
| 7 |  |  | $b, t, n$ | $a, b, n$ | $b, t, n$ | $a, b, n$ | $b, t, n$ | $a, b, n$ |
| 8 |  |  | $t, n$ | $b, t, n$ | $t, n, a$ | $b, t, n$ | $t, n, a$ | $b, t, n$ |
| 9 |  |  | $n$ | $t, n$ | $n, a, b$ | $t, n, a$ | $n, a, b$ | $t, n, a$ |
| 10 |  |  |  | $n$ | $n, a, b$ | $n, a, b$ | $n, a, b$ | $n, a, b$ |
| 11 |  |  |  |  | $n, z, a, b$ | $n, a, b$ | $n, z, a, b$ | $n, a, b$ |
| 12 |  |  |  |  | $n, z, a, b$ | $n, z, a, b$ | $n, z, a, b$ | $n, z, a, b$ |
| 13 |  |  | $a$ | $a$ | $a$ | $a$ | $a$ | $a$ |

(Mogensen)
(From instruction 13 to instruction 1)

## Interference

- A variable $x$ interferes with another variable $y$ if there is an instruction $i$ such that $x \in \operatorname{kill}[i], y \in$ out $[i]$ and instruction $i$ is not $x:=y$
- Two variables can share a register precisely if neither interferes with the other.
- Note: This is different from $x \in$ out $[i]$ and $y \in$ out $[i]$ (ie., $x$ and $y$ live simultaneously)
- if $x$ is in kill $[i]$ and not in out $[i]$ (because $x$ is never used after an assignment), then it should interfere with $y \in$ out $[i]$, otherwise if $x$ and $y$ share the same register, an assignment to $x$ will overwrite the live variable $y$.
- Interference graph: undirected graph where each node is a variable and two variables are connected if they interfere


## Illustration

| Instruction | Left-hand side | Interferes with |
| ---: | :---: | :---: |
| 1 | $a$ | $n$ |
| 2 | $b$ | $n, a$ |
| 3 | $z$ | $n, a, b$ |
| 7 | $t$ | $b, n$ |
| 8 | $a$ | $t, n$ |
| 9 | $b$ | $n, a$ |
| 10 | $n$ | $a, b$ |
| 11 | $z$ | $n, a, b$ |


(Mogensen)

## Register allocation

■ Global register allocation: we assign to a variable the same register throughout the program (or procedure)

- How to do it? Assign a register number (among $N$ ) to each node of the interference graph such that
- Two nodes that are connected have different register numbers
- The total number of different registers is no higher than the number of available registers
- This is a problem of graph coloring (where color number $=$ register number), which is known to be NP-complete
- Several heuristics have been proposed


## Chaitin's algorithm

■ A heuristic linear algorithm for $k$-coloring a graph
■ Algorithm:

- Select a node with fewer than $k$ outgoing edges
- Remove it from the graph
- Recursively color the rest of the graph
- Add the node back in
- Assign it a valid color

■ Last step is always possible since the removed node has less than $k$ neighbors in the graph
■ Implementation: nodes are pushed on a stack as soon as they are selected

## Illustration

## Stack of nodes



## Registers


(Keith Schwarz)

## Chaitin's algorithm

- What if we can not find a node with less than $k$ neighbors?

■ Choose and remove an arbitrary node, marking it as "troublesome"
■ When adding node back in, it may still be possible to find a valid color
■ Otherwise, we will have to store it in memory.

- This is called spilling.


## Illustration

## Stack of nodes



Registers

(Keith Schwarz)

## Spilling

- A spilled variable is stored in memory
- When we need a register for a spilled variable $v$, temporarily evict a register to memory (since registers are supposed to be exhausted)
- When done with that register, write its value to the storage spot for $v$ (if necessary) and load the old value back

■ Heuristics to choose the variable/node to spill:

- Pick one with close to $N$ neighbors (increasing the chance to color it)
- Choose a node with many neighbors with close to $N$ neighbors (increase the chance of less spilling afterwards)
- Choose a variable that's not costly to spill (by looking at the program)


## Register allocation

- We only scratched the surface of register allocation

■ Many heuristics exist as well as different approaches (not using graph coloring)

- GCC uses a variant of Chaitin's algorithm


## Outline

## 1. Introduction

## 2. Instruction selection

## 3. Register allocation

4. Memory management

## Memory organization



Memory is generally divided into four main parts:

- Code: contains the code of the program
- Static data: contains static data allocated at compile-time

■ Stack: used for function calls and local variables
■ Heap: for the rest (e.g., data allocated at run-time)
Computers have registers that contain addresses that delimit these different parts

## Static data

■ Contains data allocated at compile-time

- Address of such data is then hardwired in the generated code
- Used e.g. in C to allocate global variables
- There are facilities in assemblers to allocate such space:
- Example to allocate an array of 4000 bytes

```
.data # go to data area for allocation
baseofA:
.space 4000
.text
# label for array A
# move current-address pointer up 4000 bytes
# go back to text area for code generation
```

- Limitations:
- size of the data must be known at compile-time
- Never freed even if the data is only used a fraction of time


## Stack

|  | $\ldots$ <br> Next activation records |
| :--- | :--- |
| $\mathrm{FP} \longrightarrow$ | Space for storing local variables for spill <br> and for storing live variables allocated to <br> caller-saves registers across function calls |
|  | Space for storing callee-saves registers that <br> are used in the body |
|  | Incoming parameters in excess of four |
|  | Return address |
|  | Static link (SL) |
|  | Previous activation records <br> $\cdots$ |
|  |  |

- Mainly used to store activation records for function calls

■ But can be used to allocate arrays and other data structures (e.g., in C, to allocate local arrays)

- Allocation is quick and easy
- But sizes of arrays need to be known at compile-time and can only be used for local variables (space is freed when the function returns)


## Heap

- Used for dynamic memory allocations

■ Size of arrays or structures need not to be known at compile-time

- Array sizes can be increased dynamically

■ Two ways to manage data allocation/deallocation:

- Manual memory management
- Automatic memory management (or garbage collection)


## Manual memory management

- The user is responsible for both data allocation and deallocation
- In C: malloc and free
- In object oriented languages: object constructors and destructors
- Advantages:
- Easier to implement than garbage collection
- The programmer can exercise precise control over memory usage (allows better performances)
- Limitations
- The programmer has to exercise precise control over memory usage (tedious)
- Easily leads to troublesome bugs: memory leaks, double frees, use-after-frees...


## A simple implementation

- Space is allocated by the operating system and then managed by the program (through library functions such as malloc and free in C)
- A free list is maintained with all current free memory blocks (initially, one big block)
- Malloc:

- Search through the free list for a block of sufficient size
- If found, it is possibly split in two with one removed from free list
- If not found, ask operating system for a new chunk of memory
- Free:
- Insert the block back into the free list
- Allocation is linear in the size of the free list, deallocation is done in constant time


## A simple implementation

- Block splitting leads to memory fragmentation
- The free list will eventually accumulate many small blocks
- Can be solved by joining consecutive freed blocks
- Makes free linear in free list size
- Complexity of malloc can be reduced
- Limit block sizes to power of 2 and have a free list for each size
- Look for a block of the power of 2 just greater than searched size.
- If not available, take the next bigger block available and split it in two repetitively until size is correct.
- Makes malloc logarithmic in heap size in the worst case.
- Array resizing can be allowed by using indirection nodes
- When array is resized, it is copied into a new (bigger) block
- Indirection node address is updated accordingly


## Garbage collection

- Allocation is still done with malloc or object constructors but memory is automatically reclaimed
- Data/Objects that won't be used again are called garbage
- Reclaiming garbage objects automatically is called garbage collection
- Advantages:
- Programmer does not have to worry about freeing unused resources
- Limitations:
- Programmer can't reclaim unused resources
- Difficult to implement and add a significant overhead


## Implementation 1: reference counting

■ Idea: if no pointer to a block exists, the block can safely be freed

- Add an extra field in each memory block (of the free list) with a count of the incoming pointers
- When creating an object, set its counter to 0
- When creating a reference to an object, increment its counter
- When removing a reference, decrement its counter.
- If zero, remove all outgoing references from that object and reclaim the memory


## Reference counting: illustration

```
class LinkedList {
    LinkedList next;
}
int main() {
    LinkedList head = new LinkedList;
    LinkedList mid = new LinkedList;
    LinkedList tail = new LinkedList;
    head.next = mid;
    mid.next = tail;
    mid = tail = null;
    head.next.next = null;
    head = null;
}
```


(Keith Schwarz)

## Reference counting

- Straightforward to implement and can be combined with manual memory management
■ Significant overhead when doing assignments for incrementing counters
- Impose constraints on the language
- No pointer to the middle of an object, should be able to distinguish pointers from integers...
- Circular data structures are problematic
- Counters will never be zero
- E.g., doubly-linked lists
- Algorithmic solutions exist but they are complex and costly.


## Implementation 2: tracing garbage collectors

- Idea: find all reachable blocks from the knowledge of what is immediately accessible (the root set) and free all other blocks
■ The root set is the set of memory locations that are known to be reachable
- all variables in the program: registers, stack-allocated, global variables. . .
- Any objects (resp. not) reachable from the root set are (resp. not) reachable



## Tracing garbage collection: mark-and-sweep

■ Mark-and-sweep garbage collection:

- Add a flag to each block
- Marking phase: go through the graph, e.g., depth-first, setting the flag for all reached blocks
- Sweeping phase: go through the list of blocks and free all unflagged ones
- Implementation of the mark stage with a stack:
- Initialized to the root set
- Retaining reachable blocks that have not yet been visited

■ Tracing GC is typically called only when a malloc fails to avoid pauses in the program

■ Problem: stack requires memory (and a malloc has just failed)

- Marking phase can be implemented without a stack (at the expense of computing times)
- Typically by adding descriptors within blocks and using pointer reversal


## Implementation: tracing garbage collection

- Advantage:
- More precise than reference counting
- No problem with circular references
- Run time can be made proportional to the number of reachable objects (typically much lower than number of free blocks)
- Disadvantages:
- Introduce huge pause times
- Consume lots of memory


## Garbage collection

Other garbage collection methods:

- Two-space collection (stop-and-copying):
- Avoid fragmentation and makes collection time proportional only to reachable nodes.
- Two allocation spaces of same size are maintained
- Blocks are always allocated in one space until full
- Garbage collection then copies all live objects to the other space and swap their roles
- Generational collection:
- Maintain several spaces for different generations of objects, with these spaces of increasing sizes
- Optimized according to the "objects die young" principle

■ Concurrent and incremental collectors

- Perform collection incrementally or concurrently during execution of the program
- Avoid long pauses but can reduce the total throughput


## Part 7

## Conclusion

## Structure of a compiler



## Summary

■ Part 1, Introduction:

- Overview and motivation...

■ Part 2, Lexical analysis:

- Regular expression, finite automata, implementation, Flex...

■ Part 3, Syntax analysis:

- Context-free grammar, top-down (predictive) parsing, bottom-up parsing (SLR and operator precedence parsing)...
■ Part 4, Semantic analysis:
- Syntax-directed translation, abstract syntax tree, type and scope checking...
■ Part 5, Intermediate code generation and optimization:
- Intermediate representations, IR code generation, optimization...
- Part 6, Code generation:
- Instruction selection, register allocation, liveliness analysis, memory management...


## More on compilers

■ Our treatment of each compiler stage was superficial
■ See reference books for more details (Transp. 5)

- Some things we have not discussed at all:
- Specificities of object-oriented or functional programming languages
- Machine dependent code optimization
- Parallelism
- ...
- Related topics:
- Natural language processing
- Domain-specific languages
- ...

