

Multi-Scaler v1.2

LogiCORE IP Product Guide

PG325 (v1.2) October 19, 2022

Xilinx is creating an environment where employees, customers, and partners feel welcome and included. To that end, we're removing non-inclusive language from our products and related collateral. We've launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this [link](#) for more information.



Table of Contents

Chapter 1: Introduction.....	4
Features.....	4
IP Facts.....	5
Chapter 2: Overview.....	6
Navigating Content by Design Process.....	6
Core Overview.....	6
Feature Summary.....	7
Applications.....	7
Licensing and Ordering.....	7
Chapter 3: Product Specification.....	8
Standards.....	8
Performance.....	8
Resource Use.....	8
Port Descriptions.....	9
Register Space.....	15
Chapter 4: Designing with the Core.....	26
Clocking.....	26
Polyphase Scaling.....	26
System Considerations.....	28
Chapter 5: Design Flow Steps.....	30
Customizing and Generating the Core.....	30
Constraining the Core.....	33
Simulation.....	34
Synthesis and Implementation.....	34
Chapter 6: Example Design.....	35
Synthesizable Example Design.....	37

Appendix A: Verification, Compliance, and Interoperability	45
Appendix B: Upgrading	46
Upgrading in the Vivado Design Suite.....	46
Appendix C: Application Software Development	47
Building the BSP.....	47
Prerequisites.....	47
Modes of Operation.....	48
Usage.....	48
Appendix D: Debugging	50
Finding Help on Xilinx.com.....	50
Debug Tools.....	51
Hardware Debug.....	52
Appendix E: Additional Resources and Legal Notices	53
Xilinx Resources.....	53
Documentation Navigator and Design Hubs.....	53
References.....	53
Revision History.....	54
Please Read: Important Legal Notices.....	55

Introduction

The Xilinx® LogiCORE™ IP Video Multi-Scaler core provides a video processing block, that converts the input color images of one size to output color images of a different size. It is a memory interface based IP core which supports the generation of up to eight scaled outputs. This highly configurable IP core supports in-system programmability through a comprehensive register interface to control it. A comprehensive set of interrupt status bits are provided for monitoring the processor.

Features

- Memory mapped AXI4 Interface
- Supports maximum eight outputs
- Supports spatial resolutions from 64×64 up to 8192×4320
- Supports one, two, or four pixel-width
- Supports RGB, YUV 444, YUV 422, YUV 420
- Supports 8-bit and 10-bit per color component on memory interface
- Supports semi-planar memory formats next to packed memory formats
- Dynamically configurable source and destination buffer addresses
- Supports 6, 8, 10, and 12 taps in both H and V domains
- Supports 64 phases
- Supports 32-bit and 64-bit DDR memory address access

IP Facts

LogiCORE™ IP Facts Table	
Core Specifics	
Supported Device Family ¹	Versal® ACAP, UltraScale+™, UltraScale™, 7 series FPGAs, Zynq®-7000 SoC
Supported User Interfaces	AXI Master Lite, AXI4-Lite
Resources	Performance and Resource Use web page
Provided with Core	
Design Files	Not Provided
Example Design	Verilog
Test Bench	Not Provided
Constraints File	Xilinx Design Constraints (XDC)
Simulation Model	Encrypted RTL
Supported S/W Driver ²	Standalone Linux V4L2 MEM2MEM
Tested Design Flows³	
Design Entry	Vivado® Design Suite
Simulation	For supported simulators, see the Xilinx Design Tools: Release Notes Guide .
Synthesis	Vivado Synthesis
Support	
Release Notes and Known Issues	Master Answer Record: 70292
All Vivado IP Change Logs	Master Vivado IP Change Logs: 72775
Xilinx Support web page	

Notes:

1. For a complete list of supported devices, see the Vivado® IP catalog.
2. Standalone driver details can be found in the software development kit (Vitis) directory (<install_directory>/Vitis/<release>/data/embeddedsw/doc/xilinx_drivers.htm). Linux OS and driver support information is available from the [Xilinx Wiki page](#).
3. For the supported versions of third-party tools, see the [Xilinx Design Tools: Release Notes Guide](#).

Overview

Navigating Content by Design Process

Xilinx® documentation is organized around a set of standard design processes to help you find relevant content for your current development task. All Versal® ACAP design process [Design Hubs](#) and the [Design Flow Assistant](#) materials can be found on the [Xilinx.com](#) website. This document covers the following design processes:

- **Hardware, IP, and Platform Development:** Creating the PL IP blocks for the hardware platform, creating PL kernels, functional simulation, and evaluating the Vivado® timing, resource use, and power closure. Also involves developing the hardware platform for system integration. Topics in this document that apply to this design process include:
 - [Port Descriptions](#)
 - [Clocking](#)
 - [Customizing and Generating the Core](#)
 - [Chapter 6: Example Design](#)

Core Overview

The Multi-Scaler core generates up to eight scaled output images from a single or multiple (up to eight) external video and/or graphics sources. Video scaling is the process of converting an input color image of dimensions X_{in} pixels by Y_{in} lines to an output color image of dimensions X_{out} pixels by Y_{out} lines. The Multi-Scaler IP reads the input images from the source buffer addresses and writes the scaled output images to the destination buffer addresses. All the source and destination buffer addresses of the IP can be dynamically changed.

Feature Summary

The Video Multi-Scaler is a configurable IP core that generates up to eight scaled images. All the outputs and the inputs are memory mapped AXI4 interface based. Scaling is performed in both the H and V domains on per output basis. Video Multi-Scaler IP has built-in color space conversion between RGB and YUV 4:4:4 and chroma re-sampling between YUV 4:4:4, YUV 4:2:2, and YUV 4:2:0. Video Multi-Scaler IP has support for resolutions from 64×64 to $7,680 \times 4,320$ with up to three color components, each of 8 or 10 bits. The video Multi-Scaler IP reads the image from the source buffer address, scales it in both the H and V domains and writes it to the destination buffer address. The video Multi-Scaler sends the interrupt after generating all the outputs. All the outputs are generated one after the other sequentially. The source buffer and the destination buffer addresses can be dynamically changed so that the user can point to any buffer address while the IP is running.

Note: Multi-Scaler supports only resolution scaling; the core does not support frame rate conversion.

Applications

The Multi-Scaler core is used in applications such as video servers, data centers, and video conferencing.

Licensing and Ordering

This Xilinx® LogiCORE™ IP module is provided at no additional cost with the Xilinx Vivado® Design Suite under the terms of the [Xilinx End User License](#).

Information about other Xilinx® LogiCORE™ IP modules is available at the [Xilinx Intellectual Property](#) page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

Product Specification

Standards

The Video Multi-Scaler IP is compliant with the AXI4-Lite interconnect and memory mapped AXI4 interface standards. For additional information, see the Video IP: AXI Feature Adoption section of *Vivado Design Suite: AXI Reference Guide* ([UG1037](#)).

Performance

The following sections detail the performance characteristics of the Video Multi-Scaler IP.

Maximum Frequencies

The following are typical clock frequencies for the target devices:

- Virtex®-7 and Virtex® UltraScale™ devices with –2 speed grade or higher: 300 MHz
- UltraScale+™ device with –1 speed grade or higher: 300 MHz
- Kintex®-7 and Kintex® UltraScale™ devices with –2 speed grade or higher: 300 MHz
- Artix®-7 devices with –2 speed grade or higher: 150 MHz
- Versal® ACAP devices with –1 speed grade or higher: 300 MHz

The maximum achievable clock frequency can vary. The maximum achievable clock frequency and all resource counts can be affected by other tool options, additional logic in the device, using a different version of Xilinx® tools, and other factors.


Resource Use

For full details about performance and resource use, visit the [Performance and Resource Use web page](#).

Port Descriptions

The core interfaces are shown in the following figure.

Figure 1: Core Ports



Common Interface Signals

Table 1: Common Interface Signals

Signal Name	I/O	Width	Description
ap_clk	I	1	Video core clock
ap_rst_n	I	1	Video core active-Low reset
interrupt	O	1	Interrupt Request Pin

The `ap_clk` and `ap_rst_n` signals are shared between the core, memory mapped AXI4 data interfaces, and the AXI4-Lite control interface.

- **ap_clk:** The memory mapped AXI4, and AXI4-Lite interfaces must be synchronous to the core clock signal `ap_clk`. All memory mapped AXI4 interface input signals and AXI4-Lite control interface input signals are sampled on the rising edge of `ap_clk`.
- **ap_rst_n:** The `ap_rst_n` pin is an active-Low, synchronous reset input pertaining to both AXI4-Lite and memory mapped AXI4 interfaces. When `ap_rst_n` is set to 0, the core resets at the next rising edge of `ap_clk`.
- **interrupt:** The interrupt status output bus can be integrated with an external interrupt controller that has independent interrupt enable/mask, interrupt clear, and interrupt status registers that allow interrupt aggregation to the system processor.

AXI4-Lite Control Interface

The AXI4-Lite interface allows you to dynamically control parameters within the core. The configuration can be accomplished using an AXI4-Lite master state machine, an embedded Arm®, or soft system processor such as MicroBlaze™. The Video Multi-Scaler can be controlled through the AXI4-Lite interface by using functions provided by the driver in the Vitis. Another method is performing read and write transactions to the register space but should only be used when the first method is not available. The following table shows the AXI4-Lite control interface signals. This interface runs at the `ap_clk` clock.

Table 2: AXI4-Lite Control Interface Signals

Signal Name	I/O	Width	Description
s_axi_ctrl_aresetn	I	1	Reset
s_axi_ctrl_aclk	I	1	Clock
s_axi_ctrl_awaddr	I	18	Write Address
s_axi_ctrl_awprot	I	3	Write Address Protection
s_axi_ctrl_awvalid	I	1	Write Address Valid
s_axi_ctrl_awready	O	1	Write Address Ready
s_axi_ctrl_wdata	I	32	Write Data
s_axi_ctrl_wstrb	I	4	Write Data Strobe
s_axi_ctrl_wvalid	I	1	Write Data Valid
s_axi_ctrl_wready	O	1	Write Data Ready
s_axi_ctr_bresp	O	2	Write Response
s_axi_ctrl_bvalid	O	1	Write Response Valid
s_axi_ctrl_bready	I	1	Write Response Ready
s_axi_ctrl_araddr	I	18	Read Address
s_axi_ctrl_arprot	I	3	Read Address Protection
s_axi_ctrl_arvalid	I	1	Read Address Valid
s_axi_ctrl_aready	O	1	Read Address Ready
s_axi_ctrl_rdata	O	32	Read Data
s_axi_ctrl_rresp	O	2	Read Data Response
s_axi_ctrl_rvalid	O	1	Read Data Valid
s_axi_ctrl_rready	I	1	Read Data Ready

Memory Mapped AXI4 Interface

There is a memory mapped AXI4 interface named `m_axi_mm_video`. The memory mapped AXI4 interface runs on the `ap_clk` clock domain. The signals follow the specification as defined in *Vivado Design Suite: AXI Reference Guide (UG1037)*.

Table 3: Pixel Formats Supported by the Memory based Multi-Scaler IP Core

Video Format	Description	Bits Per Component	Bytes per Pixel
RGBX8	Packed RGB	8	4 bytes per pixel
RGB8	Packed RGB	8	3 bytes per pixel
BGRX8	Packed BGR	8	4 bytes per pixel
BGR8	Packed BGR	8	3 bytes per pixel
YUVX8	Packed YUV 4:4:4	8	4 bytes per pixel
YUV8	Packed YUV 4:4:4	8	3 bytes per pixel
YUYV8	Packed YUV 4:2:2	8	2 bytes per pixel
UYVY8	Packed YUV 4:2:2	8	2 bytes per pixel
Y_UV8	Semi-planar YUV 4:2:2	8	1 byte per pixel per plane
Y_UV8_420	Semi-planar YUV 4:2:0	8	1 byte per pixel per plane
Y8	Packed luma only	8	1 byte per pixel
RGBX10	Packed RGB	10	4 bytes per pixel
YUVX10	Packed YUV 4:4:4	10	4 bytes per pixel
Y_UV10	Semi-planar YUV 4:2:2	10	4 bytes per 3 pixels per plane
Y_UV10_420	Semi-planar YUV 4:2:0	10	4 bytes per 3 pixels per plane
Y10	Packed luma only	10	4 bytes per 3 pixel

Note: See *Video Frame Buffer Read and Video Frame Buffer Write LogiCORE IP Product Guide (PG278)* for information on how these video formats cross reference to software formats.

The following tables explain the expected pixel mappings in memory for each of the mentioned listed formats.

RGBX8

Packed RGB, 8 bits per component. Every RGB pixel in memory is represented with 32 bits, as shown in the following table. The images need be stored in memory in raster order, that is top-left pixel first and the bottom-right pixel last. Bits[31:24] do not contain pixel information.

Table 4: RGBX8 Pixel Format

31:24	23:16	15:8	7:0
X	B	G	R

YUVX8

Packed YUV 4:4:4, 8 bits per component. Every YUV 4:4:4 pixel in memory is represented with 32 bits, as shown in the following table. Bits[31:24] do not contain pixel information.

Table 5: YUVX8 Pixel Format

31:24	23:16	15:8	7:0
X	V	U	Y

YUYV8

Packed YUV 4:2:2, 8 bits per component. Every two YUY 4:2:2 pixels in memory are represented with 32 bits, as shown in the following table.

Table 6: YUYV8 Pixel Format

31:24	23:16	15:8	7:0
V0	Y1	U0	Y0

RGBX10

Packed RGB, 10 bits per component. Every RGB pixel is represented with 32 bits, as shown in the following. Bits[31:30] do not contain any pixel information.

Table 7: RGBX10 Pixel Format

31:30	29:20	19:10	9:0
X	B	G	R

YUVX10

Packed YUV 4:4:4, 10 bits per component. Every YUV 4:4:4 pixel is represented with 32 bits, as shown in the following table. Bits[31:30] do not contain any pixel information.

Table 8: YUVX10 Pixel Format

31:30	29:20	19:10	9:0
X	V	U	Y

Y_UV8

Semi-planar YUV 4:2:2 with 8 bits per component. Y and UV stored in separate planes as shown in the following table. The UV plane is assumed to have an offset of stride × height bytes from the Y plane buffer address.

Table 9: Y_UV8 Pixel Format

	31:24	23:16	15:8	7:0
Y	Y3	Y2	Y1	Y0
UV	V2	U2	V0	U0

Y_UV8_420

Semi-planar YUV 4:2:0 with 8 bits per component. Y and UV stored in separate planes as shown in the following table. The UV plane is assumed to have an offset of stride × height bytes from the Y plane buffer address.

Table 10: Y_UV8_420 Pixel Format

31:24	23:16	15:8	7:0
Y3	Y2	Y1	Y0

RGB8

Packed RGB, 8 bits per component. Every RGB pixel in memory is represented with 24 bits, as shown in the following table. The images need be stored in memory in raster order, that is, top-left pixel first, bottom-right pixel last.

Table 11: RGB8 Pixel Format

23:16	15:8	7:0
B	G	R

YUV8

Packed YUV 4:4:4, 8 bits per component. Every YUV 4:4:4 pixel in memory is represented with 24 bits, as shown in the following table. The images need be stored in memory in raster order, that is, top-left pixel first, bottom-right pixel last.

Table 12: YUV8 Pixel Format

23:16	15:8	7:0
V	U	Y

Y_UV10

Semi-planar YUV 4:2:2 with 10 bits per component. Every 3 pixels is represented with 32 bits. Bits[31:30] do not contain any pixel information. Y and UV stored in separate planes as shown in the following table. The UV plane is assumed to have an offset of stride × height bytes from the Y plane buffer address.

Table 13: Y_UV10 Pixel Format

	63:62	61:52	51:42	41:32	31:30	29:20	19:10	9:0
Y	X	Y5	Y4	Y3	X	Y2	Y1	Y0
UV	X	V4	U4	V2	X	U2	V0	U0

Y_UV10_420

Semi-planar YUV 4:2:0 with 10 bits per component. Every 3 pixels is represented with 32 bits. Bits[31:30] do not contain any pixel information. Y and UV stored in separate planes as shown in the following table. The UV plane is assumed to have an offset of stride x height bytes from the Y plane buffer address.

Table 14: Y_UV10_420 Pixel Format

	63:62	61:52	51:42	41:32	31:30	29:20	19:10	9:0
Y	X	Y5	Y4	Y3	X	Y2	Y1	Y0
UV	X	V8	U8	v4	X	U4	V0	U0

Y8

Packed Luma-Only, 8 bits per component. Every luma-only pixel in memory is represented with 8 bits, as shown in the following table. The images need be stored in memory in raster order, that is, top-left pixel first, bottom-right pixel last.

Table 15: Y8 Pixel Format

7:0
Y

Y10

Packed Luma-Only, 10 bits per component. Every three luma-only pixels in memory is represented with 32 bits, as shown in the following table. The images need be stored in memory in raster order, that is, top-left pixel first, bottom-right pixel last. Bits[31:30] do not contain pixel information.

Table 16: Y10 Pixel Format

31:30	29:20	19:10	9:0
X	Y2	Y1	Y0

BGRX8

Packed BGR, 8 bits per component. Every BGR pixel in memory is represented with 32 bits, as shown in the following table. The images need be stored in memory in raster order, that is, top-left pixel first, bottom-right pixel last. Bits[31:24] do not contain pixel information.

Table 17: BGRX8 Pixel Format

31:24	23:16	15:8	7:0
X	R	G	B

UYVY8

Packed YUV 4:2:2, 8 bits per component. Every two YUV 4:2:2 pixels in memory are represented with 32 bits, as shown in the following table.

Table 18: UYVY8 Pixel Format

31:24	23:16	15:8	7:0
Y1	V0	Y0	U0

BGR8

Packed BGR, 8 bits per component. Every BGR pixel in memory is represented with 24 bits, as shown. The images need to be stored in memory in raster order, that is, top-left pixel first, bottom-right pixel last.

Table 19: BGR8 Pixel Format

23:16	15:8	7:0
R	G	B

Register Space

The Video Multi-Scaler IP has specific registers that allow you to control the operation of the core. All registers have an initial value of 0.

The following table provides a detailed description of all the registers that apply globally to the IP.

Table 20: Register Address Space

Address (hex) BASEADDR+	Register Name	Access Type	Register Description
0x0000	Control Signals	R/W/COH ¹	Bit[0] = ap_start
		R/W/COR ²	Bit[1] = ap_done
		R/W	Bit[2] = ap_idle
			Bit[3] = ap_ready
			Bit[7] = auto_restart
Others = Reserved			
0x00004	Global Interrupt Enable	R/W	Bit[0] = Global interrupt enable
			Others = Reserved

Table 20: Register Address Space (cont'd)

Address (hex) BASEADDR+	Register Name	Access Type	Register Description
0x00008	IP Interrupt Enable	R/W	Bit[0] = Channel 0 (ap_done)
			Bit[1] = Channel 1 (ap_ready)
			Others = reserved
0x0000C	IP Interrupt Status Register	R/TOW ³	Bit[0] = Channel 0 (ap_done)
			Bit[1] = Channel 1 (ap_ready)
			Others = Reserved
0x00010	Number of outs	R/W	Bit[7] to Bit[0]=Programmable
			Others = Reserved
0x00100	Width In 0	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00108	Width Out 0	R/W	Bit[15] to Bit[0]=Programmable
			Others = reserved
0x00110	Height In 0	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00118	Height Out 0	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00120	Line rate for output 0	R/W	Bit[31] to Bit[0]=Programmable
0x00128	Pixel rate for output 0	R/W	Bit[31] to Bit[0]=Programmable
0x00130	Pixel format In 0	R/W	Bit[7] to Bit[0] ==Programmable
			Others = Reserved
0x00138	Pixel format Out 0	R/W	Bit[7] to Bit[0]=Programmable
			Others = Reserved
0x00150	Stride In 0	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00158	Stride Out 0	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00160	Address offset of plane 0 of Input 0	R/W	Bit[31] to Bit[0]=Programmable
0x00170	Address offset of plane 1 of Input 0	R/W	Bit[31] to Bit[0]=Programmable
0x00190	Address offset of plane 0 of Output 0	R/W	Bit[31] to Bit[0]=Programmable
0x00200	Address offset of plane 1 of Output 0	R/W	Bit[31] to Bit[0]=Programmable
0x00300	Width In 0	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00308	Width Out 0	R/W	Bit[15] to Bit[0] =Programmable
			Others = reserved
0x00310	Height In 1	R/W	Bit[15] to Bit[0] =Programmable
			Others = Reserved

Table 20: Register Address Space (cont'd)

Address (hex) BASEADDR+	Register Name	Access Type	Register Description
0x00318	Height Out 1	R/W	Bit[15] to Bit[0] =Programmable
			Others = Reserved
0x00320	Line rate for output 1	R/W	Bit[31] to Bit[0] =Programmable
0x00328	Pixel rate for output 1	R/W	Bit[31] to Bit[0] =Programmable
0x00330	Pixel format In 1	R/W	Bit[7] to Bit[0] =Programmable
			Others = Reserved
0x00338	Pixel format Out 1	R/W	Bit[7] to Bit[0]=Programmable
			Others = Reserved
0x00350	Stride In 1	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00358	Stride Out 1	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00360	Address offset of Plane 0 of Input 1	R/W	Bit[31] to Bit[0] =Programmable
0x00370	Address offset of Plane 1 of Input 1	R/W	Bit[31] to Bit[0]=Programmable
0x00390	Address offset of Plane 0 of Output 1	R/W	Bit[31] to Bit[0]=Programmable
0x00400	Address offset of Plane 1 of Output 1	R/W	Bit[31] to Bit[0]=Programmable
0x00500	Width In 2	R/W	Bit[15] to Bit[0] =Programmable
			Others = Reserved
0x00508	Width Out 2	R/W	Bit[15] to Bit[0]=Programmable
			Others = reserved
0x00510	Height In 2	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00518	Height Out 2	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00520	Line rate for output 2	R/W	Bit[31] to Bit[0]=Programmable
0x00528	Pixel rate for output 2	R/W	Bit[31] to Bit[0] =Programmable
0x00530	Pixel format In 2	R/W	Bit[7] to Bit[0]=Programmable
			Others = Reserved
0x00538	Pixel format Out 2	R/W	Bit[7] to Bit[0]=Programmable
			Others = Reserved
0x00550	Stride In 2	R/W	Bit[15] to Bit[0]=Programmable
			Others = Reserved
0x00558	Stride Out 2	R/W	Bit[15] to Bit[0] =Programmable
			Others = Reserved
0x00560	Address offset of Plane 0 of Input 2	R/W	Bit[31] to Bit[0]=Programmable

Table 20: Register Address Space (cont'd)

Address (hex) BASEADDR+	Register Name	Access Type	Register Description
0x00570	Address offset of Plane 1 of Input 2	R/W	Bit[31] to Bit[0]=Programmable
0x00590	Address offset of Plane 0 of Output 2	R/W	Bit[31] to Bit[0]=Programmable
0x00600	Address offset of Plane 1 of Output 2	R/W	Bit[31] to Bit[0]=Programmable
0x00700	Width In 3	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x00708	Width Out 3	R/W	Bit[15] to Bit[0]=Programmable Others = reserved
0x00710	Height In 3	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x00718	Height Out 3	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x00720	Line rate for output 3	R/W	Bit[31] to Bit[0]=Programmable
0x00728	Pixel rate for output 3	R/W	Bit[31] to Bit[0]=Programmable
0x00730	Pixel format In 3	R/W	Bit[7] to Bit[0]=Programmable Others = Reserved
0x00738	Pixel format Out 3	R/W	Bit[7] to Bit[0]=Programmable Others = Reserved
0x00750	Stride In 3	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x00758	Stride Out 3	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x00760	Address offset of Plane 0 of Input 3	R/W	Bit[31] to Bit[0]=Programmable
0x00770	Address offset of Plane 1 of Input 3	R/W	Bit[31] to Bit[0]=Programmable
0x00790	Address offset of Plane 0 of Output 3	R/W	Bit[31] to Bit[0]=Programmable
0x00800	Address offset of Plane 1 of Output 3	R/W	Bit[31] to Bit[0] =Programmable
0x00900	Width In 4	R/W	Bit[15] to Bit[0] =Programmable Others = Reserved
0x00908	Width Out 4	R/W	Bit[15] to Bit[0] =Programmable Others = reserved
0x00910	Height In 4	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x00918	Height Out 4	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x00920	Line rate for output 4	R/W	Bit[31] to Bit[0]=Programmable

Table 20: Register Address Space (cont'd)

Address (hex) BASEADDR+	Register Name	Access Type	Register Description
0x00928	Pixel rate for output 4	R/W	Bit[31] to Bit[0]=Programmable
0x00930	Pixel format In 4	R/W	Bit[7] to Bit[0]=Programmable Others = Reserved
0x00938	Pixel format Out 4	R/W	Bit[7] to Bit[0] =Programmable Others = Reserved
0x00950	Stride In 4	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x00958	Stride Out 4	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x00960	Address offset of Plane 0 of Input 4	R/W	Bit[31] to Bit[0]=Programmable
0x00970	Address offset of Plane 1 of Input 4	R/W	Bit[31] to Bit[0]=Programmable
0x00990	Address offset of Plane 0 of Output 4	R/W	Bit[31] to Bit[0]=Programmable
0x01000	Address offset of Plane 1 of Output 4	R/W	Bit[31] to Bit[0]=Programmable
0x01100	Width In 5	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x01108	Width Out 5	R/W	Bit[15] to Bit[0]=Programmable Others = reserved
0x01110	Height In 5	R/W	Bit[15] to Bit[0] =Programmable Others = Reserved
0x01118	Height Out 5	R/W	Bit[15] to Bit[0] =Programmable Others = Reserved
0x01120	Line rate for output 5	R/W	Bit[31] to Bit[0]=Programmable
0x01128	Pixel rate for output 5	R/W	Bit[31] to Bit[0]=Programmable
0x01130	Pixel format In 5	R/W	Bit[7] to Bit[0]=Programmable Others = Reserved
0x01138	Pixel format Out 0	R/W	Bit[7] to Bit[0]=Programmable Others = Reserved
0x01150	Stride In 5	R/W	Bit[15] to Bit[0] =Programmable Others = Reserved
0x01158	Stride Out 5	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x01160	Address offset of Plane 0 of Input 5	R/W	Bit[31] to Bit[0]=Programmable
0x01170	Address offset of Plane 1 of Input 5	R/W	Bit[31] to Bit[0] =Programmable
0x01190	Address offset of Plane 0 of Output 5	R/W	Bit[31] to Bit[0]=Programmable

Table 20: Register Address Space (cont'd)

Address (hex) BASEADDR+	Register Name	Access Type	Register Description
0x01200	Address offset of Plane 1 of Output 5	R/W	Bit[31] to Bit[0]=Programmable
0x01300	Width In 6	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x01308	Width Out 6	R/W	Bit[15] to Bit[0]=Programmable Others = reserved
0x01310	Height In 6	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x01318	Height Out 6	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x01320	Line rate for output 6	R/W	Bit[31] to Bit[0]=Programmable
0x01328	Pixel rate for output 6	R/W	Bit[31] to Bit[0]=Programmable
0x01330	Pixel format In 6	R/W	Bit[7] to Bit[0] =Programmable Others = Reserved
0x01338	Pixel format Out 6	R/W	Bit[7] to Bit[0]=Programmable Others = Reserved
0x01350	Stride In 6	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x01358	Stride Out 6	R/W	Bit[15] to Bit[0] =Programmable Others = Reserved
0x01360	Address offset of Plane 0 of Input 6	R/W	Bit[31] to Bit[0]=Programmable
0x01370	Address offset of Plane 1 of Input 6	R/W	Bit[31] to Bit[0] =Programmable
0x01390	Address offset of Plane 0 of Output 6	R/W	Bit[31] to Bit[0] =Programmable
0x01400	Address offset of Plane 1 of Output 6	R/W	Bit[31] to Bit[0] =Programmable
0x01500	Width In 7	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x01508	Width Out 7	R/W	Bit[15] to Bit[0]=Programmable Others = reserved
0x01510	Height In 7	R/W	Bit[15] to Bit[0] =Programmable Others = Reserved
0x01518	Height Out 7	R/W	Bit[15] to Bit[0]=Programmable Others = Reserved
0x01520	Line rate for output 7	R/W	Bit[31] to Bit[0]=Programmable
0x01528	Pixel rate for output 7	R/W	Bit[31] to Bit[0] =Programmable
0x01530	Pixel format In 7	R/W	Bit[7] to Bit[0] =Programmable Others = Reserved

Table 20: Register Address Space (cont'd)

Address (hex) BASEADDR+	Register Name	Access Type	Register Description
0x01538	Pixel format Out 7	R/W	Bit[7] to Bit[0] =Programmable
			Others = Reserved
0x01550	Stride In 7	R/W	Bit[15] to Bit[0] =Programmable
			Others = Reserved
0x01558	Stride Out 7	R/W	Bit[15] to Bit[0] =Programmable
			Others = Reserved
0x01560	Address offset of Plane 0 of Input 7	R/W	Bit[31] to Bit[0] =Programmable
0x01570	Address offset of Plane 1 of Input 7	R/W	Bit[31] to Bit[0] =Programmable
0x01590	Address offset of Plane 0 of Output 7	R/W	Bit[31] to Bit[0] =Programmable
0x01600	Address offset of Plane 1 of Output 7	R/W	Bit[31] to Bit[0] =Programmable
0x02000	Vertical filter coefficients address for Output 0	R/W	Bit[31] to Bit[0] =Programmable
0x02800	Horizontal filter coefficients address for Output 0	R/W	Bit[31] to Bit[0] =Programmable
0x04000	Vertical filter coefficients address for Output 1	R/W	Bit[31] to Bit[0] =Programmable
0x04800	Horizontal filter coefficients address for Output 1	R/W	Bit[31] to Bit[0] =Programmable
0x06000	Vertical filter coefficients address for Output 2	R/W	Bit[31] to Bit[0] =Programmable
0x06800	Horizontal filter coefficients address for Output 2	R/W	Bit[31] to Bit[0] =Programmable
0x08000	Vertical filter coefficients address for Output 3	R/W	Bit[31] to Bit[0] =Programmable
0x08800	Horizontal filter coefficients address for Output 3	R/W	Bit[31] to Bit[0] =Programmable
0x0A000	Vertical filter coefficients address for Output 4	R/W	Bit[31] to Bit[0] =Programmable
0x0A800	Horizontal filter coefficients address for Output 4	R/W	Bit[31] to Bit[0] =Programmable
0x0C000	Vertical filter coefficients address for Output 5	R/W	Bit[31] to Bit[0] =Programmable
0x0C8000	Horizontal filter coefficients address for Output 5	R/W	Bit[31] to Bit[0] =Programmable
0x0E000	Vertical filter coefficients address for Output 6	R/W	Bit[31] to Bit[0] =Programmable
0x0E800	Horizontal filter coefficients address for Output 6	R/W	Bit[31] to Bit[0] =Programmable
0x10000	Vertical filter coefficients address for Output 7	R/W	Bit[31] to Bit[0] =Programmable

Table 20: Register Address Space (cont'd)

Address (hex) BASEADDR+	Register Name	Access Type	Register Description
0x10800	Horizontal filter coefficients address for Output 7	R/W	Bit[31] to Bit[0] =Programmable

Notes:

1. COH = Clear on Hard reset
2. COR = Clear on read
3. TOW = Toggle on write
4. Control Register (0x0000), Global Interrupt Enable Register (0x0004), IP Interrupt Enable Register (0x0008), and IP Interrupt Status Register (0x000C) are explained in section [S_AXILITE Control Register Map](#) of *Vitis High-Level Synthesis User Guide* (UG1399). These registers definitions may have some additional bits; however, in the current IP, we are accessing only bits mentioned in [Table 20](#). Therefore, only these bits need to be considered while accessing the Control Register, Global Interrupt Enable Register, IP Interrupt Enable Register, and IP Interrupt Status Register.

Registers Description

- **Control (0x00000) Register:** This register controls the operation of the core. Bit[0] of the Control register, `ap_start`, kicks off the core from software. Writing 1 to this bit, starts the core to generate a video frame. Bit[1] of the Control register, `ap_done`, indicates when the IP has completed all operations in the current transaction. A logic 1 on this signal indicates that the IP has completed all operations in this transaction.

Bit[2] of the Control register, `ap_idle`, signal indicates if the IP is operating or idle (no operation). The idle state is indicated by logic 1. This signal is asserted low once the IP starts operating. This signal is asserted high when the IP completes operation and no further operations are performed

Bit[3] of the Control register, `ap_ready`, signal indicates when the IP is ready for new inputs. It is set to logic 1 when the IP is ready to accept new inputs, indicating that all input reads for this transaction are completed. If the IP has no operations in the pipeline, new reads are not performed until the next transaction starts. This signal is used to make a decision on when to apply new values to the input ports and whether to start a new transaction

Bit[5] of the Control register, is for flushing pending AXI transactions. This bit should be set and held (until reset) by software to flush pending transactions. When this is set, the hardware is expecting a hard reset.

Bit[6] of the Control register is the flush status bit and is asserted when the flush is done. Bit[7] of the Control register, `auto_restart`, can be set to enable the auto-restart mode. Thereafter, the IP restarts automatically at the end of each transaction.

- **Global Interrupt Enable (0x00004) Register:** This register is the master control for all interrupts. Bit[0] can be used to enable/disable all core interrupts.

- **IP Interrupt Enable (0x00008) Register:** This register allows interrupts to be enabled selectively. Currently, two interrupt sources are available `ap_done` and `ap_ready`. `ap_done` is triggered after the frame processing is complete, while `ap_ready` is triggered after the core is ready to start processing the next frame.
- **IP Interrupt Status (0x0000C) Register:** This is a dual purpose register. When an interrupt occurs, the corresponding interrupt source bit is set in this register. In readback mode (Get status), the interrupting source can be determined. In writeback mode (Clear interrupt), the requested interrupt source bit is cleared.
- **IP Number of Outs (0x00010) Register:** This register allows to configure the number of outputs generated by the IP. To avoid processing errors, you should restrict values written to this register to the range supported by the core instance.
- **IP Width In 0 (0x00100) Register:** This register allows to program the width of the first input color image which is to be scaled and written to destination buffer as the first output. Supported values are between 64 and the value provided in the Maximum Number of Columns field in the Vivado Integrated Design Environment (IDE). To avoid processing errors, you should restrict values written to this register to the range supported by the core instance.
- **IP Width Out 0 (0x00108) Register:** This register allows to program the width of the first output color image which is to be written to the destination buffer. Supported values are between 64 and the value provided in the Maximum Number of Columns field in the Vivado Integrated Design Environment (IDE). To avoid processing errors, you should restrict values written to this register to the range supported by the core instance.
- **IP Height In 0 (0x00118) Register:** This register allows to program the height of the first input color image which is to be scaled and written to destination buffer as the first output. Supported values are between 64 and the value provided in the Maximum Number of rows field in the Vivado Integrated Design Environment (IDE). To avoid processing errors, you should restrict values written to this register to the range supported by the core instance.
- **IP Height Out 0 (0x00120) Register:** This register allows to program the height of the first output color image which is to be written to the destination buffer. Supported values are between 64 and the value provided in the Maximum Number of Columns field in the Vivado Integrated Design Environment (IDE). To avoid processing errors, you should restrict values written to this register to the range supported by the core instance.
- **IP Line rate for Output 0 (0x00128) Register:** This register allows to program the Line Rate related to the first output.
- **IP Pixel Rate for Output 0 (0x00130) Register:** This register allows to program the Pixel Rate related to the first output.
- **IP Pixel Format In 0 (0x00138) Register:** This register allows to program the pixel format of the first input image which is to be read from the source buffer.
- **IP Pixel Format Out 0 (0x00150) Register:** This register allows to program the pixel format of the first output image which is to be written to the destination buffer.

- **IP Stride In 0 (0x00158) Register:** This register allows to program the stride required for the first input image.
- **IP Stride Out 0 (0x00160) Register:** This register allows to program the stride required for the first output image.
- **IP Address Offset of Plane 0 of Input 0 (0x00170) Register:** This register allows to program the address of the source memory buffer0 which points to the first input image. If the IP is configured to 64 bit address width in the IP GUI, the IP internally creates another register in the register space by adding 0x4 to the existing buffer address register offset. For example, `HwReg_srcImgBuf0_0_V` register addresses are 0x00170 and 0x00174. Register addresses for all outputs are also calculated in a similar way.
- **IP Address Offset of Plane 1 of Input 0 (0x00190) Register:** This register allows to program the address of the source memory buffer1 which points to the first input image.

Note: For semi-planar formats such as Y_UV8, Y_UV8_20, Y_UV10, Y_UV10_420, luma buffer is specified by `srcImgBuf0_0` register and chrome buffer is specified by the `srcImgBuf1_0` register.

- **IP Address Offset of Plane 0 of Output 0 (0x00200) Register:** This register allows to program the address of the destination memory buffer0 which points to the first output image.
- **IP Address Offset of Plane 1 of Output 0 (0x00300) Register:** This register allows to program the address of the destination memory buffer1 which points to the first output image.
- **IP Vertical Filter Coefficients Address for Output 0 (0x02000) Register:** This register allows to program the vertical scaler filter coefficients which are required to generate the first output.
- **IP Horizontal Filter Coefficients Address for Output 0 (0x02800) Register:** This register allows to program the horizontal scaler filter coefficients which are required to generate the first output.

Note: In this section only the registers related to the first output are explained, the same description is applicable for all the remaining seven outputs. For the address offsets of all the registers related to the remaining seven outputs check the top level registers of the [Register Space](#) table.

Accessing 64-bit DDR Memory Location

Perform the following to access 64-bit DDR memory location:

1. Change the IP address width to 64-bit in the Customize IP dialog box.
2. In Vivado® address editor, unmap the `HP0_DDR_LOW` base name which has 0x0000_0000 offset address with 2G band.
3. Auto assign addresses to map `DDR_LOW` and `DDR_HIGH` address spaces for 64-bit mode.
4. Vivado will get `DDR_HIGH` offset address as 0x0000_0008_0000_0000 with 32G band. The IP can use any address as source/destination buffer address.

Note: Maximum number of inputs and outputs supported by the IP is based on the `Maximum Outputs` parameter which is configured via the `Customize IP` dialog box. For example, if the `Maximum Outputs` parameter is set to 8, it means that the IP has 8 inputs (8 source buffer registers) and 8 outputs (8 destination buffer registers). The combinations (specified in terms of inputs:outputs) like 1:8, 2:8, 3:8 till 8:8 are valid. For example, in 1:8, the application writes same source buffer address in all the 8 source buffer registers.

Designing with the Core

This section includes guidelines and additional information to facilitate designing with the core.

Clocking


The Video Multi-Scaler has only one clock domain. All the interfaces, that is, the AXI4-Lite interface, and the memory mapped AXI4 interface use the `ap_clk` pin as its clock source.

Polyphase Scaling

For scaling, the input and output sampling grids are assumed to be different. To express a discrete output pixel in terms of input pixels, it is necessary to know or estimate the location of the output pixel relative to the closest input pixels when superimposing the output sampling grid upon the input sampling grid for the equivalent 2-D space. With this knowledge, the algorithm approximates the output pixel value by using a filter with coefficients weighted accordingly. Filter taps are consecutive data-points drawn from the input image.

As an example, the following figure shows a desired 5x5 output grid ("O") superimposed upon an original 6x6 input grid ("X"), occupying common space. In this case, estimating for output position $(x, y) = (1, 1)$, shows the input and output pixels to be co-located. You can weigh the coefficients to reflect no bias in either direction, and can even select a unity coefficient set. Output location $(2, 2)$ is offset from the input grid in both vertical and horizontal dimensions. Coefficients can be chosen to reflect this, most likely showing some bias towards input pixel $(2, 2)$, etc. Filter characteristics can be built into the filter coefficients by appropriately applying anti-aliasing low-pass filters.


Figure 2: Multi-dimensional Scaling



The space between two consecutive input pixels in each dimension is conceptually partitioned into a number of bins or phases. The location of any arbitrary output pixel always falls into one of these bins, thus defining the phase of coefficients used. The filter architecture should be able to accept any of the different phases of coefficients, changing phase on a sample-by-sample basis.

A single dimension is shown in the following figure. As illustrated below, the five output pixels shown from left to right could have the phases 0, 1, 2, 3, 0.

Figure 3: Single-dimensional Scaling



The examples in the figures above show a conversion where the ratio $X_{in}/X_{out} = Y_{in}/Y_{out} = 5/4$. This ratio is known as the scaling factor, or SF. The horizontal and vertical Scaling Factors can be different. A typical example is drawn from the broadcast industry, where some footage can be shot using 720p (1280 x 720), but the cable operator needs to deliver it as per the broadcast standard 1080p (1920 x 1080). The SF becomes 2/3 in both H and V dimensions.

Typically, when $X_{in} > X_{out}$, this conversion is known as horizontal down-scaling ($SF > 1$). When $X_{in} < X_{out}$, it is known as horizontal up-scaling ($SF < 1$).

The set of coefficients constitute filter banks in a polyphase filter whose frequency response is determined by the amount of scaling applied to the input samples. The phases of the filter represent subfilters for the set of samples in the final scaled result.

The number of coefficients and their values are dependent upon the required low-pass, anti-alias response of the scaling filter; for example, smaller scaling ratios require lower passbands and more coefficients. Filter design programs based on the Lanczos algorithm are suitable for coefficient generation. Moreover, MATLAB® product fdatool/fvtool can be used to provide a wider filter design toolset.

A general guideline is to use 4 taps per number of scaling ratio for scaling down to get good quality. The following are some recommendations for how many taps to use:

- Upscale - use 6 taps
- Down scale to 1.5 - use 6 taps
- Down scale > 1.5 ≤ 2.5 - use 8 taps
- Down scale > 2.5 ≤ 3.5 - use 10 taps
- Down scale > 3.5 - use 12 taps

A direct implementation of the following equation suggests that a filter with VTaps x HTaps multiply operations per output are required. However, the Xilinx® Video Scaler supports only separable filters, which completes an approximation of the 2-D operation using two 1-D stages in sequence - a vertical filter (V-filter) stage and a horizontal filter (H-filter) stage.

The intermediate results of the first stage are fed sequentially to the second stage. The vertical filter stage filters only in the vertical domain, for each incrementing horizontal raster scan position x, creating an intermediate result described as VPix.

$$VPix_{int}\left[x, y\right] = \sum_{VTaps-1}^{i=0} VPix_{int}\left[x - \frac{VTaps}{2} + i, y\right] \times Hcoef\left[i\right]$$

The output result of the vertical component of the scaler filter is input into the horizontal filter with the appropriate rounding applied. The separation means this can be reduced to the shown VTaps and HTaps multiply operations, saving FPGA resources.

$$VPix_{out}\left[x, y\right] = \sum_{HTaps-1}^{i=0} VPix_{int}\left[x - \frac{HTaps}{2} + i, y\right] \times Hcoef\left[i\right]$$

System Considerations

The Video Multi-Scaler IP must be configured to operate properly. There should be sufficient bandwidth available for this IP to function properly.

- The bandwidth needed (in MB/s) for a memory layer can be calculated with the following equation:

$$\text{Bandwidth (MB/s)} = \text{fps} \times \text{height} \times \text{stride}$$

Where, 'fps' is the number of frames per second the Video Multi-Scaler is operating, 'height' is the height in lines of the image, and 'stride' is the stride in bytes of the image.

For example- For a 2 output 3840x2160@30 RGB 8-bit input and output video, the bandwidth requirement is calculated as follows:

$$S1 \text{ (Source Bandwidth for out1)} = 30 \times 2160 \times 3840 \times 3 = 712 \text{ MB/s}$$

$$D1 \text{ (Destination Bandwidth for out1)} = 30 \times 2160 \times 3840 \times 3 = 712 \text{ MB/s}$$

$$T1 \text{ (Total bandwidth of out1)} = S1 + D1 = 1.39 \text{ GB/s}$$

$$T \text{ (Total bandwidth of the system, i.e., for 2 outs)} = 2 \times T1 = 2.78 \text{ GB/s}$$

- The clock required to achieve the performance is calculated as follows:

Number of pixels operated for an Output = max(input width, output width) x max(input height, output height) x frame rate

Number of pixels operated by all Outputs: Pix_total = Summation of number of pixels operated for an output

Minimum clock required to achieve the performance = Pix_total/Samples per clock

The actual clock in design should be approximately 10% higher than the minimum clock requirement.

Design Flow Steps

This section describes customizing and generating the core, constraining the core, and the simulation, synthesis, and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](#))
- *Vivado Design Suite User Guide: Designing with IP* ([UG896](#))
- *Vivado Design Suite User Guide: Getting Started* ([UG910](#))
- *Vivado Design Suite User Guide: Logic Simulation* ([UG900](#))

Customizing and Generating the Core

This section includes information about using Xilinx® tools to customize and generate the core in the Vivado® Design Suite.

If you are customizing and generating the core in the Vivado IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](#)) for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value, run the `validate_bd_design` command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Select the IP from the IP catalog.
2. Double-click the selected IP or select the Customize IP command from the toolbar or right-click menu.

For details, see the *Vivado Design Suite User Guide: Designing with IP* ([UG896](#)) and the *Vivado Design Suite User Guide: Getting Started* ([UG910](#)).


Figures in this chapter are illustrations of the Vivado IDE. The layout depicted here might vary from the current version.

Interface

The Video Multi-Scaler is configured to meet your specific needs through the Vivado® Design Suite. This section provides a quick reference to parameters that can be configured at generation time.

The following figure shows the main configuration screen of the Video Multi-Scaler Vivado IDE.

Figure 4: Main Configuration Tab



The following settings are generally applicable to the Video Multi-Scaler IP:

- **Component Name** : The component name is used as the base name of output files generated for the module. Names must begin with a letter and must be composed from characters: a to z, 0 to 9 and "_".
- **Samples Per Clock**: Specifies the number of pixels processed per clock cycle. Permitted values are one, two, and four samples per clock. This parameter determines the IP throughput. The more samples per clock, the larger throughput it provides. The larger throughput always needs more hardware resources.

Note: This property applies to all the outputs of the Multi-Scaler IP.

- **Maximum Data Width:** Specifies the bit width of input and output samples on all the interfaces. Permitted values are 8 and 10 bits.
Note: This property applies to all the outputs of the Multi-Scaler IP.
- **Maximum Number of Columns:** Specifies maximum active video columns/pixels the IP core could produce at run-time. Any video width that is less than the Maximum Number of Columns can be programmed through AXI4-Lite control interface without regenerating the core.
- **Maximum Number of Rows:** Specifies maximum active video rows/lines the IP core could produce at run-time. Any video height that is less than Maximum Number of Rows can be programmed through the AXI4-Lite control interface without regenerating the core.
- **Number of Phases:** Specifies the number of phases used for polyphase scaling.
- **Scaling Algorithm:** Specifies the scaling algorithm used (that is, polyphase scaling).
- **Number of Taps:** Specifies the number of Taps. Permitted values are 6, 8, 10, and 12.
- **Maximum Outputs:** Specifies the number of Outputs. Permitted values are 2, 3, 4, 5, 6, 7, and 8. Maximum number of supported outputs and inputs are 8.
- **Address Width:** Specifies the Address width. Permitted values are 32 and 64.
- **8-bit Video Formats:** The 8-bit video formats available are RGBX8, YUVX8, YUYV8, Y_UV8, Y_UV8_420, RGB8, YUV8, UYVY8, BGR8, BGRX8, and Y8. You can select or deselect any of these available formats by using the GUI checkbox.
Note: The video format is chosen at build time and cannot be changed at run-time.
- **10-bit Video Formats:** The 10-bit video formats available are RGBX10, YUVX10, Y_UV10, Y_UV10_420, and Y10. You can select or deselect any of these available formats via the GUI checkbox.
Note: The video format is chosen at build time and cannot be changed at run-time.

User Parameters

The following table shows the relationship between the fields in the Vivado® IDE and the user parameters (which can be viewed in the Tcl Console).

Table 21: User Parameters

Vivado IDE Parameter/Value ¹	User Parameter/Value	Default Value
Samples per clock	HSC_SAMPLES_PER_CLOCK	2
Maximum data width	HSC_BITS_PER_COMPONENT	8
Maximum number of columns	HSC_MAX_WIDTH	8192
Maximum number of rows	HSC_MAX_HEIGHT	4320

Table 21: User Parameters (cont'd)

Vivado IDE Parameter/Value ¹	User Parameter/Value	Default Value
Number of Phases	HSC_PHASES	64
Scaling Algorithm	HSC_POLYPHASE	Polyphase
Number of Taps	HSC_TAPS	6
Maximum Outputs	MAX_OUTS	2
Address Width	AXIMM_DATA_WIDTH	32
RGBX8	RGBX8	FALSE
RGB8	RGB8	TRUE
BGRX8	BGRX8	FALSE
BGR8	BGR8	FALSE
YUVX8	YUVX8	FALSE
YUV8	YUV8	FALSE
YUYV8	YUYV8	FALSE
UYVY8	UYVY8	FALSE
Y_UV8	Y_UV8	FALSE
Y_UV8_420	Y_UV8_420	FALSE
Y8	Y8	FALSE
RGBX10	RGBX10	FALSE
YUVX10	YUVX10	FALSE
Y_UV10	Y_UV10	FALSE
Y_UV10_420	Y_UV10_420	FALSE
Y10	Y10	FALSE

Notes:

- Parameter values are listed in the table where the Vivado IDE parameter value differs from the user parameter value. Such values are shown in this table as indented below the associated parameter.

Output Generation

For details, see the *Vivado Design Suite User Guide: Designing with IP (UG896)*.

Constraining the Core

This section contains information about constraining the core in the Vivado® Design Suite.

Required Constraints

This section is not applicable for this IP core.

Device, Package, and Speed Grade Selections

This section is not applicable for this IP core.

Clock Frequencies

This section is not applicable for this IP core.

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

Simulation

The simulation of this core is not supported.

Synthesis and Implementation

For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* ([UG896](#)).

Example Design

Multi-Scaler is a memory based scaler. In this example design the Multi-Scaler reads the pattern written by the user to the source buffer of the memory, scales it, and writes it to the destination buffer of the memory, after which the Multi-Scaler generates an interrupt which is connected to the Zynq® UltraScale+™ MPSoC.

The application code will read the destination buffer before scaling, writes a specific pattern to the source buffer, programs the parameters provided by the user in to the hardware registers and starts the IP. The Multi-Scaler IP reads the pattern that was written in to the source buffer, scales it, and writes it in to the destination buffer. After all the outputs are generated, the Multi-Scaler IP generates a interrupt and this invokes the interrupt handler which reads the contents of the destination buffer and verifies that the scaled data is available in the destination buffer is the correct.

This chapter provides an example system that includes the Video Multi-Scaler. Important system-level aspects when designing with the Video Multi-Scaler are highlighted in these example designs, including the following:

- The Video Multi-Scaler
- Typical usage of the Video Multi-Scaler with other cores and usage with memory mapped AXI4 interface memory buffers.
- Configuration of the Video Multi-Scaler by programming the registers.

The supported platforms are listed in the following table.

Table 22: Supported Platforms

Development Boards	Additional Hardware	Processor
ZCU102	N/A	psu_cortexa53_0
ZCU104	N/A	psu_cortexa53_0
ZCU106	N/A	psu_cortexa53_0
VCK190	N/A	CIPS

Multi-Scaler is a memory based scaler, in this example design the Multi-Scaler reads the pattern written by the user to the source buffer of the memory, scales it and writes it to the destination buffer of the memory, after that Multi-Scaler generates an interrupt which is connected to the Zynq UltraScale+ MPSoC.


The application code will read the destination buffer before scaling, writes a specific pattern to the source buffer, programs the parameters provided by the user in to the hardware registers and starts the IP. Multi-Scaler IP reads the pattern that was written in to the source buffer, scales it and writes it in to the destination buffer. After all the outputs are generated, Multi-Scaler IP generates a interrupt and this invokes the interrupt handler which reads the contents of the destination buffer and verifies that the scaled data available in the destination buffer is the correct.

To open the example project, perform the following:

1. Select the Video Multi-Scaler IP from the Vivado IP catalog.
2. Double-click the selected IP or right-click the IP and select **Customize IP** from the menu.
3. Configure the build-time parameters in the Customize IP window and click **OK**. The Vivado IDE generates an example design matching the build-time configuration.
4. In the Generate Output Products window, select **Generate** or **Skip**. If Generate is selected, the IP output products are generated after a brief moment.
5. Right-click **Video Multi-Scaler** in the Sources panel, and select **Open IP Example Design** from the menu.
6. In the Open IP Example Design window, select **example project directory**, and click **OK**.

The Vivado software then runs automation to generate the example design in the selected directory. The generated project contains a synthesizable example design. The following figure shows the Source panel of the example project. Synthesizable example block design, along with top-level file, resides in the Design Sources catalog.


Figure 5: Source Panel



Synthesizable Example Design

The Synthesizable design uses the Zynq® UltraScale+™ MPSoC microprocessor as AXI4 master. The interrupt port of the Multi-Scaler is connected to the Zynq UltraScale+ MPSoC. The Multi-Scaler sends the interrupt after generating all the outputs.

Figure 6: Example Design



The synthesizable example design requires both Vivado® and Vitis tools.

The first step is to run synthesis, implementation and bitstream generation in Vivado. After all those steps are done, select **File** → **Export** → **Export Hardware**.

In the window, select **Include** bitstream, select an export directory, and click **OK**.


The remaining work is performed in the Vitis tool. The Video Multi-Scaler example design file can be found in the following Vitis directory: `<install_directory>/<release>/data/embeddedsw/XilinxProcessorIPLib/drivers/v_multi_scaler_v1_2/examples/`

The example application design source files (contained within examples folder) are tightly coupled with the `v_multi_scaler` example design available in Vivado IP catalog. The `vmulti_scaler_example.tcl` automates the process of generating the downloadable bit and elf files from the provided example hdf file.


Create the ELF in the Vitis Tools

The example application design source files in the examples folder are tightly coupled with the `v_scenechange` example design available in the Vivado IP catalog. Perform the following steps to generate the executable application for the example design:


1. Open the Vitis™ software platform.




2. Navigate to **File** → **New Application Project** to create a new application project.




3. Select a platform to create the project.




4. Select the required XSA.




5. Click Next.




6. Enter the name in Application project name.




7. Select **Processor** and click **Next**.




8. Select **Empty Application** from S/W development templates.




9. Import the required files.



10. Select **Build project**.



11. For the `elf` file, navigate to **Debug** folder.



Note:

- Select the relevant application for memory or stream mode to build the application which generates the ELF file.
- Use the XSDb tools to download the bit stream and the ELF files on the ZCU106 board.

The example application might require modifications based on the configuration made in the IP customization GUI.

Program Device

Perform the following steps to run the software application.



IMPORTANT! To do so, make sure that the hardware is powered on and a Digilent Cable or a USB Platform Cable is connected to the host PC. Also, ensure that a USB cable is connected to the UART port of the ZCU102 board.

1. Launch Vitis.
2. Set workspace to `vmulti_scaler_example.sdk` folder in prompted window. The Vitis project opens automatically (if a welcome page shows up, close that page).
3. Download the bitstream into the FPGA by selecting **Xilinx Tools** → **Program FPGA**. The Program FPGA dialog box opens.
4. Ensure that the Bitstream field shows the bitstream file generated by Tcl script, and then click **Program**.
Note: The DONE LED on the board turns green if the programming is successful.
5. A terminal program (HyperTerminal or PuTTY) is needed for UART communication. Open the program, choose appropriate port, set baud rate to 115200, and establish Serial port connection.
6. Select and right-click the application `vmulti_scaler_example_design` in the Project Explorer panel.
7. Select **Run As** → **Launch on Hardware (GDB)**.
8. Select **Binaries and Qualifier** in the window, and click **OK**.

The example design test results are shown in terminal program. For more information, visit <https://www.xilinx.com/tools/vitis.htm>.

When executed on the board, the operations are listed in `readme.txt` in the examples folder. The video input tested are 1080p and 720p.

Verification, Compliance, and Interoperability

This appendix provides details about how this IP core was tested for compliance with the protocol to which it was designed.

Simulation

A highly parameterizable test bench was used to test the Video Multi-Scaler in Vitis™ High-Level Synthesis (HLS). Testing included the following:

- Register accesses
- Processing multiple frames of data
- Varying IP throughput and pixel data width
- Testing the Video Multi-Scaler with memory mapped AXI4 interface
- Testing of various frame sizes
- Varying parameter settings
- Generating multiple outputs

Hardware Testing

The Video Multi-Scaler core has been validated at Xilinx® to represent many different parameterizations. A test design was developed for the core that incorporated a Zynq® UltraScale+™ MPSoC processor, AXI4-Lite interconnect, and various other peripherals. The Zynq UltraScale+ MPSoC processor is responsible for the following functions:

- Programming the video Multi-Scaler IP registers.
- Launching the test.
- Reporting the Pass/Fail status of the test and any errors that were found.

Upgrading

This appendix contains information about upgrading to a more recent version of the IP core.

Upgrading in the Vivado Design Suite

Video Multiscaler v1.2 is a direct replacement for v1.0. The IP features remain the same but Vitis™ HLS tool synthesizes the IP instead of Vivado® HLS tool.

Application Software Development

The Video Multi-Scaler core is delivered with a bare-metal driver as part of the Vitis™ installation. The driver follows a layered architecture, where layer 1 provides basic register peek/poke capabilities and requires you to be familiar with the register map and inner workings of the core. Layer 2, on the other hand, abstracts away all the lower level details and provides an easy to use functional interface to the Video Multi-Scaler. Xilinx® recommends using layer 2 APIs to interact with the core.

Building the BSP

While building the Board Support Package (BSP), the Video Multi-Scaler driver inherently pulls in the required dependency, that is, the video common driver. During the build process the Video Multi-Scaler driver extracts the Video Multi-Scaler hardware configuration settings from the provided hardware design file.

Prerequisites

There are certain requirements that must be fulfilled when programming the core.

- The core does not contain a data realignment engine and therefore the application software must align the memory address before writing to the register. The alignment requirement is specified below. This ensures the start address is aligned with the width of the memory interface. Start address should be aligned with: $(8 * \text{Pixels per Clock}) \text{ Bytes}$
- The Stride value (in bytes) must be aligned as above to make sure that every row of pixels starts at an aligned memory location. To compute the stride from the width in pixels the following equation can be used: $\text{Stride in Bytes} \geq (\text{Width} \times \text{Bytes per Pixel})$

The bytes per pixel value varies per video in memory format, and is described in [Memory Mapped AXI4 Interface](#).

Note: Padding bytes is sometimes necessary (hence the \geq in the equation) to make sure that every row of pixels starts at an address that is aligned with the size of the data on the memory mapped interface.

- The Width value must be a multiple of Pixels per Clock as selected in the Vivado IDE for this core.

Modes of Operation

The Video Multi-Scaler supports two modes of operation, which require two different programming models. They are:

- **Auto Restart Mode (Default):** The driver initialization routine configures the Video Multi-Scaler for the auto restart mode. In this mode, after processing the current frame, the core automatically triggers the start of the next frame. Consequently, the core can continue to process frames without any software intervention, with settings applied while starting the core. You can switch to the Auto Restart Mode at any time, by disabling the interrupts, using the `XVMulti_scaler_InterruptDisable` API.
- **Interrupt Mode:** In this mode, the interrupt (IRQ) port of the core needs to be connected to a system interrupt controller. When an interrupt is triggered, the core interrupt service routine (ISR) checks to confirm if current frame processing is complete. It then calls a user programmable callback function, if any. In the callback function, the register settings for the next frame should be programmed, that is, what source memory buffer address a frame should read next from. Finally, the interrupt service routine triggers the core to start processing the next frame. An application must perform the following tasks to configure the core for the Interrupt mode:
 - Register the core ISR routine `XVMulti_scaler_InterruptHandler` with the system interrupt controller.
 - Register the application callback function that should be called within the interrupt context. This can be done using the API `XVMulti_scaler_SetCallback`.
 - Enable the interrupts by calling API `XVMulti_scaler_InterruptEnable`.

Usage

To better understand the driver usage, consider the following test case scenario.

Assume that the core in the design was configured with eight outputs. The driver must program the input image width, input image height, output image width, output image height, stride for input image, stride for output image, pixel format of the input image, pixel format of the output image, pixel rate, line rate, source buffer address, and destination buffer address registers for all the eight outputs. The application should allocate required frame buffer space per output in memory. These addresses can be updated during the interrupt.

Use the following steps to integrate and use the Video Multi-Scaler driver in the application:

1. Include the driver header file `xv_multi_scaler.h` that contains the Multi-Scaler instance object definition.

2. Declare an instance of the Video Multi-Scaler type `XV_multi_scaler MultiScalerInst`.
3. Initialize the Video Multi-Scaler instance at power on:

```
int XV_multi_scaler_Initialize(XV_multi_scaler *InstancePtr, u16 DeviceId);
```

This function accesses the hardware configuration and initializes the core instance structure.

4. If the core is operating in interrupt mode, the application needs to perform the mentioned tasks. That is, register the ISR with the system interrupt controller and set the application callback function. This function is called by the Video Multi-Scaler driver when the frame done IRQ is triggered.
5. If applicable, write the application level callback function. An example action to be performed here would be to update the Source Image buffer addresses, that is the address to read the next frame data for each output. This allows the application to render the frame updates in the memory, on screen.
6. Set the number of outputs by the function `XV_MultiScalerSetNumOutputs(MultiScalerPtr, XNUM_OUTPUTS);`
7. Call the setup function `XV_MultiScalerSetup(MultiScalerPtr, thisCase);`

This function programs input image width, input image height, output image width, output image height, stride for input image, stride for output image, pixel format of the input image, pixel format of the output image, pixel rate, line rate, source buffer address, and destination buffer address registers.

For the list of the use cases check the array given in the application code, that is `xmulti_scaler_example.c` of the Multi-Scaler driver.

```
XV_multi_scaler_Video_Config useCase[USECASE_COUNT][XNUM_OUTPUTS]
```

Some use cases shown in the application are:

- a. 720x540 frame is read from the source buffer, upscaled to 1920x1920 and written to the destination buffer.
 - b. 1280x1920 frame is read from the source buffer, down scaled to 720x720 and written to the destination buffer.
8. Enable the interrupts by these functions


```
XV_multi_scaler_InterruptGlobalEnable(MultiScalerPtr);
XV_multi_scaler_InterruptEnable(MultiScalerPtr, 0xF);
```
 9. Finally, start the IP by the function `XV_MultiScalerStart(MultiScalerPtr)` and wait for the interrupt.

Note: Resolution changes are not possible on the fly. If the changes are required, then the application must reset the Video Multi-Scaler, that is toggle `ap_rst_n`, and reconfigure the core for the new resolution. After reset, all the registers are cleared to 0. The application code should check the return status of all APIs to make sure the required action is completed successfully. If not, take the required action.

Debugging

This appendix includes details about resources available on the Xilinx® Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the core, the [Xilinx Support web page](#) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support. The [Xilinx Community Forums](#) are also available where members can learn, participate, share, and ask questions about Xilinx solutions.

Documentation

This product guide is the main document associated with the core. This guide, along with documentation related to all products that aid in the design process, can be found on the [Xilinx Support web page](#) or by using the Xilinx® Documentation Navigator. Download the Xilinx Documentation Navigator from the [Downloads page](#). For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main [Xilinx support web page](#). To maximize your search results, use keywords such as:

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

Master Answer Record for the Core

AR [70292](#).

Technical Support

Xilinx provides technical support on the [Xilinx Community Forums](#) for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To ask questions, navigate to the [Xilinx Community Forums](#).

Debug Tools

There are many tools available to address Multi-Scaler design issues. It is important to know which tools are useful for debugging various situations.

Vivado Design Suite Debug Feature

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx® devices.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](#)).

Hardware Debug

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. The Vivado® debug feature is a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the debug feature for debugging the specific problems.

General Checks

Ensure that all the timing constraints for the core were properly incorporated from the example design and that all constraints were met during implementation.

- Does it work in post-place and route timing simulation? If problems are seen in hardware but not in timing simulation, this could indicate a PCB issue. Ensure that all clock sources are active and clean.
- If using MMCMs in the design, ensure that all MMCMs have obtained lock by monitoring the `locked` port.
- If your outputs go to 0, check your licensing.

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#).

Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado® IDE, select **Help** → **Documentation and Tutorials**.
- On Windows, select **Start** → **All Programs** → **Xilinx Design Tools** → **DocNav**.
- At the Linux command prompt, enter `docnav`.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the [Design Hubs](#) page.

Note: For more information on DocNav, see the [Documentation Navigator](#) page on the Xilinx website.

References

These documents provide supplemental material useful with this guide:

1. *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](#))
2. *Vivado Design Suite: AXI Reference Guide* ([UG1037](#))
3. *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](#))
4. *Vivado Design Suite User Guide: Designing with IP* ([UG896](#))
5. *Vivado Design Suite User Guide: Getting Started* ([UG910](#))
6. *Vivado Design Suite User Guide: Logic Simulation* ([UG900](#))
7. *Vitis High-Level Synthesis User Guide* ([UG1399](#))

Revision History

The following table shows the revision history for this document.

Section	Revision Summary
10/19/2022 Version 1.2	
System Considerations	Added bandwidth and clock calculations.
04/27/2022 Version 1.2	
Register Space	Updated register names in Table 20 .
Registers Description	Updated Control Register.
08/09/2021 Version 1.2	
Chapter 6: Example Design	Added VCK190.
Prerequisites	Added topic.
02/04/2021 Version 1.2	
Features	Updated spatial resolutions value.
Performance	Added support for Versal® ACAP.
Common Interface Signals	Updated ap_rst_n description.
Memory Mapped AXI4 Interface	Added Bits[31:30] information in Y10 Pixel Format.
Register Space	<ul style="list-style-type: none"> • Added COH in ap_start and COR in ap_done for 0x0000. • Added TOW(2) in 0x0000C. • Deleted Others = Reserved for 0x00570, 0x00590, 0x01560, 0x01570, and 0x01590.
User Parameters	Updated default value of HSC_MAX_WIDTH.
Customizing and Generating the Core	Updated Main Configuration Tab figure.
Chapter 6: Example Design	Added ZCU104.
Synthesizable Example Design	Updated Vitis directory.
Create the ELF in the Vitis Tools	Updated procedure and figures.
Appendix A: Verification, Compliance, and Interoperability	Added Vitis and removed Vivado for simulation.
Upgrading in the Vivado Design Suite	Added upgrade information.

Section	Revision Summary
07/08/2020 Version 1.0	
Chapter 6: Example Design	Added table for supported platforms.
12/11/2019 Version 1.0	
Synthesizable Example Design	<ul style="list-style-type: none"> Updated SDK instances to Vitis software platform. Updated Example Design Software section with the Vitis software platform flow.
06/18/2019 Version 1.0	
Features	Updated.
Registers Description	Updated.
Accessing 64-bit DDR Memory Location	Added new section.
12/5/2018 Version 1.0	
Initial release.	N/A

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby **DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE**; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2018-2022 Advanced Micro Devices, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. All other trademarks are the property of their respective owners.