# Physical Design via Place-and-Route: RTL to GDS

Edward Wang April 10, 2018








#### RTL

- Stands for Register Transfer Level
- An abstraction for digital circuits, consisting of
  - Combinational logic
  - Registers (state elements)
  - Modules (hierarchical and "blackbox" e.g. analog macros, SRAM macros, etc) and ports/nets
- Described in terms of a hardware description language (HDL)



### Hardware description languages (HDLs)

- An HDL is a language for describing circuits using the RTL abstraction.
- Includes facilities for describing combinational logic, registers/state, and modules.
- Common HDLs: Verilog, VHDL.
- Research-y HDLs: FIRRTL, CoreIR.

```
module add_one :
   input clock : Clock
   input reset : UInt<1>
   output io : {flip in : UInt<4>, out :
   UInt<4>}

   io.out <= tail(add(io.in,
   UInt<1>("h01")), 1)
```

### RTL in Action (FIRRTL)

```
circuit HelperDelayedAdd2 :
 module HelperDelayedAdd2 :
                                                           Module/port
   input clock : Clock
                                                           description
   input reset : UInt<1>
   output io : {flip in : UInt<4>, out : UInt<4>}
                                                           Registers/state
   reg my reg : UInt, clock
   my reg <= tail(add(io.in, UInt<1>("h01")), 1)
                                                          (Combinational)
   io.out <= tail(add(my reg, UInt<1>("h01")), 1)
                                                          logic
```

### RTL in Action (Verilog)

```
module HelperDelayedAdd2 (
  input clock,
                                                             Module/port
  input reset,
                                                             description
  input [3:0] in,
  output [3:0] out);
                                                             Registers/state
   reg [3:0] my reg;
   (always @ (posedge clock) begin
                                                            (Combinational)
    my req \leq in + 4'h1;
                                                            logic
   end
   assign out = my reg + 4'h1;
endmodule
```

# Chisel: Constructing Hardware In a Scala Embedded Language

- Hardware Construction Language (HCL)
- Started in 2010
- HCL based in Scala, a functional/object-oriented programming language
- Hosts Berkeley hardware projects (e.g. RocketChip, Hwacha, BOOM)
- Many ongoing industry collaborators (Intel, LBNL, Northrop Grumman, Google, SiFive)


```
import chisel3.
class GCD extends Module {
  val io = IO(new Bundle {
    val a = Input(UInt(32.W))
    val b = Input(UInt(32.W))
   val e = Input(Bool())
   val z = Output(UInt(32.W))
   val v = Output(Bool())
  val x = Reg(UInt(32.W))
  val y = Reg(UInt(32.W))
  when (x > y) { x := x - % y }
  otherwise \{ y := y - % x \}
  when (io.e) \{ x := io.a; y := io.b \}
  io.z := x
  io.v := y === 0.U
```

# Digression: HDL vs HCL

- Chisel (strictly speaking) isn't an HDL...
- What's the difference?



HDL



**HCL** 


#### Other HCLs/HDLs

- PyMTL
- Bluespec **bluespec**
- Magma
- Lava
- Netlist
- etc

# RTL Design Is Only Part of the Picture



#### RTL Design Is Only Part of the Picture




### What Makes Creating Hardware Difficult?


- What makes the design cycle long and expensive?
  - Architectural Design Space Exploration
  - RTL Development [J. Bachrach et al, DAC 2012]
  - Physical Design and Implementation
  - Verification "is it correct?"
  - Validation "is it the right problem to solve?"
- Compilers and Generators
  - Having reliable, re-usable, and robust tools is the name of the game
  - BAG, Chisel, etc.




# Why Physical Design Matters



#### Physical Design is HARD - CAD Tools Aren't Automatic



# Agile RTL is slowed by non-Agile Physical Design



# Digression: Why Agile Physical Design?

- 1. Analog/Mixed-Signal (AMS) Systems
- 2. Improved Usability for Faster Design Space Exploration
- 3. Technology Portability
- 4. Hierarchical Design

# Research Plug


# HAMMER/CICL: A Modular Platform to Encode Expertise and Intent

- Physical design is a collection of many difficult problems
  - No silver bullet
- Need to lower barrier to solving these problems
  - Other tapeouts solve these problems, but their solutions are not general or reusable
  - Get designers to encode solutions in a more reusable way, so future tapeouts can leverage previous work (even with different technologies, CAD tools, or designs)
- Provide collection of API's that designers leverage to build these tools
  - Higher-level and CAD-tool independent directives
  - Directly manipulate/introspect on RTL
  - Higher-level technology abstractions

#### What HAMMER means for this class

- 1. Re-use of other research tapeouts' efforts
- 2. Faster flow development
- 3. Abstractions to reduce the complexity of VLSI flows and make them more accessible
- 4. Encoding designer knowledge/expertise in a robust way
  - a. There's a ton of info that ends up in people's heads as you do stuff, and it's hard to write stuff down in a productive way
  - b. Reducing pain for future tapeout students like yourselves

Big Picture Overview (Simplified)



#### Chisel -> FIRRTL

- Recap: Chisel is a HCL embedded in Scala
- That is to say every Chisel design is a Scala program, which when executed, emits a concrete instance of a circuit in FIRRTL.
- We are using digital top (place and route tool will manage the top level), so we
  will instantiate analog macros in the digital top.
- A brief note on scan chains: we will use a scan chain generator written in Chisel

#### MacroCompiler

In Chisel, we specify memories using an abstract Mem()/SyncReadMem()
construct:

```
class SRAMTest extends Module {
 val io = IO(new Bundle {
    val in = Input(UInt(32.W))
    val en = Input(Bool())
    val out = Output(UInt(32.W))
  })
 val counter = Counter(1024)
  val mem = SyncReadMem(1024, UInt(32.W))
  when (io.en) {
    mem.write(io.in, counter.value)
    counter.inc()
  io.out := mem.read(io.in)
```

What it looks like in Verilog (i.e. giant


bank of flip flops):

#### MacroCompiler

```
reg [31:0] mem [0:1023];
circuit HelperSRAMTest:
 module HelperSRAMTest :
   input clock : Clock
   input reset : UInt<1>
   output io : {flip in : UInt<32>, flip en : UInt<1>, out : UInt<32>}
   reg value: UInt<10>, clock with: (reset => (reset, UInt<10>("h00"))
   smem mem : UInt<32>[1024]
   when io.en:
     write mport T 10 = mem[bits(io.in, 9, 0)], clock
      [...]
   node T = 16 = bits(io.in, 9, 0)
   read mport T 17 = mem[ T 16], clock
   io.out <= T 17
```

#### MacroCompiler

 However, by default, these memories would compile to standard cell flip-flops, which is very area-inefficient for implementing memories in contrast to SRAM macros. Example:



#### MacroCompiler


- Solution: FIRRTL compiler passes that identify the generic memories from Chisel/FIRRTL (ReplSeqMem) and replace them with modules which use collections of BlackBox SRAM memories (MacroCompiler) given a cache of technology SRAMs.
- ReplSeqMem: Replace mem => mem\_ext (create blackboxes)
- MacroCompiler: Create the mem\_ext module which uses technology SRAMs


#### Timing and I/O Constraints

- Clock constraints tells the tool about clock frequencies, uncertainty/jitter, etc.
  - Can also specify related clocks
- I/O constraints specifies input and output delays, capacitances for external pins
- I/O types/cells specifies I/O types (input, output, tri-state) and corresponding cells to drive pins

#### Bumps vs Wirebond Pads

- Bumps: metal (e.g. Cu) bumps on top of the chip which we flip over and bond to a substrate/board
- Wirebond pads: wires are used to bond exposed metal on top of the chip to a substrate/package/board
- In this class, we will use wirebond pads






#### **False Paths**

#### False paths


- A logically impossible path that appears with a naive analysis.
- Look at the timing report and declare it as a false path.
- Dangerous if misused



#### **Synthesis**

- Maps RTL (Verilog) to a post-synthesis netlist (structural Verilog).
- Standard cells come in different sizes and drive strengths.
- The synthesis tool uses the previously-mentioned constraints to select standard cells appropriately.
- Synthesis will also perform optimizations to simplify the RTL.

 E.g. if all of a module's inputs are constants, it may optimize away the module entirely by precomputing its outputs.



### Synthesis Example

```
module adder (
input [1:0] a,
input [1:0] b,
output [1:0] c
);
assign c = a + b;
endmodule
```


```
module adder(a, b, c);
  input [1:0] a, b;
  output [1:0] c;
  wire [1:0] a, b;
  wire [1:0] c;
  wire n 0, n 1, n 3, n 4, n 5, n 6;
 NAND2X54 P0 g80 7837(.A (n 6), .B (n 5), .Z (c[1]));
  NAND2X3 PO g81 7557(.A (n 3), .B (n 4), .Z (n 6));
  OR2X8 PO g82 7654(.A (n 4), .B (n 3), .Z (n 5));
  NAND2X54 P0 g84 8867(.A (n 0), .B (n 1), .Z (c[0]));
  XNOR2X6 P0 q83 1377(.A (b[1]), .B (a[1]), .Z (n 3));
  NAND2AX3 P0 q86 3717(.A (a[0]), .B (b[0]), .Z (n 1));
 NAND2AX3 PO g85 4599(.A (b[0]), .B (a[0]), .Z (n 0));
 AND2X8 PO g87 3779(.A (b[0]), .B (a[0]), .Z (n 4));
endmodule
```


# Floorplanning

- Recall: RTL says what to put (logic, state, macros) but doesn't say where to put stuff
- Floorplanning is the art of specifying <u>placement constraints</u>.
- Main types of placement constraints:
  - Chip size tells the place and route tool how large the chip is and how much padding there is
  - Module placement tells the place and route tools to put cells from a certain module within a certain boundary
  - Macro placement tells the place and route tool where to put macros (e.g. analog blocks, SRAMs, etc)

#### Standard Cell Layout

- Digital layout typically uses standard cells (as opposed to fully custom layouts in analog).
- Standard cells are transistor-level implementations of CMOS logic gates.
- Typical structure of a standard cell includes power/ground rails and pins.





#### Standard Cell Layout

- Standard cells are assembled into layouts in tracks by placing them next to each other.
- Signals are routed in layers above the standard cells.
- Power is routed to the rails (vdd and gnd) via a power plan (e.g. power grid and vias).
- Each row is typically mirrored (vdd->gnd, gnd->vdd, etc)
- Overlap rails, not abut them




#### Other Aspects of Floorplanning

- Power planning defines the power strategy for the chip. For example, a
  power plan for the chip can involve creating grids for VDD and GND on each
  layer.
- Tap cells technologies require the substrate/body to be "tapped" to a known voltage. Standard cells exist to perform this body tapping. Some stdcell architectures come with built-in taps.
- **Filler cells** in order to meet density requirements, unused space must be filled, typically with decap.

# Floorplan Visualization (Example)

Interactivity O Size-accurate

- Current layout: Top
   Attached FCL path: RocketTop
   Width: None
- Height: None



#### Place and Route

- Given a post-synthesis netlist and floorplanning/physical design constraints, create a physical layout by placing standard cells on the chip and creating wires to route between the different cells.
- Performs standard cell placement and routing while respecting the floorplanning/physical design constraints and routing to macros (e.g. analog macros, SRAMs).
- The final result is a GDS file which can be sent to the fab.

#### DRC

- **Design Rule Check (DRC)** is the process of checking that the geometry in the GDS file follows the rules given by the fab.
- Digital standard cell layouts must still obey design rules.
- Errors often happen when designs/layouts are integrated together.
- DRC rules in advanced technologies are extremely complex and confusing.
- Sometimes CAD tools can do stupid things!



(Edward Wang, June 2017)

#### LVS

- Layout vs. Schematic (LVS) is process of checking that the geometry/layout matches the schematic/netlist.
- CAD tools can export netlists for digital designs.
- As before, LVS errors can often arise when blocks are integrated together.
- They are confusing since a shorted net can mess up the entire check!



#### Verification

- We can run simulations on post-synthesis and post-place and route netlists (RTL) in order to check that the system still functions as intended.
- In industry, they run these checks with timing annotations so that setup and hold times aren't violated.