



www.cea.fr

CEA, DAM, DIF, F-91297 Arpajon, France

PORTING PARALLEL APPLICATIONS TO HETEROGENEOUS SUPERCOMPUTERS: LIBRARIES AND TOOLS CAN MAKE IT TRANSPARENT

Jean-Yves VET, DDN Storage Patrick CARRIBAULT, CEA Albert COHEN, INRIA

> CATC 2016 September,15





Since the 60s, about a new machine every 5 years...



CDC 7600 (1976)

CRAY 1S (1982)

Bull Tera-10 (2006)

Some legacy codes >100k lines. Maintaining and porting legacy codes is a huge amount of work.

A strong need for:

- Increasing portability
- Reaching decent compute efficiency (HPC)
- Porting code in a cost-efficient way (libraries or transparent mechanisms, incremental changes)

CONTEXT (2/2) BACK TO 2010: TERA 100 AND EVALUATIONS OF NEW ARCHITECTURES





Tera-100 (Bull)

- 1.254 PFLOP/s (ranked 6, November 2010 TOP500)
- Mainly homogeneous (Intel Xeon)
- Codes: MPI + OpenMP

Fat node (Bull Coherence System)



- Increased Non-Uniform Memory Access (NUMA) effects

- Heterogeneous computing (load

balancing +

models)

programming

- Non-hardware

(GPU <-> CPU)

coherent memories

- Non-Uniform IO Access (NUIOA⁽¹⁾)

(NUMA)

Heterogeneous node



| PAGE 3 / 16

(1) Stéphanie Moreaud, Brice Goglin, and Raymond Namyst. Adaptive MPI multirail tuning for non-uniform input/output access. EuroMPI'10.

CONTRIBUTIONS HETEROGENEOUS LOAD BALANCING & IMPROVED DATA LOCALITY APPLIED TO LEGACY CODES





H3LMS

(Harnessing Hierarchy and Heterogeneity with Locality Management and Scheduling)

- Bulk synchronous (multi-phase with barriers) task decomposition to deal with heterogeneity.

- **NUMA aware scheduling**: mix data centric work distribution and hierarchical work stealing.

- **Transparent coupling with MPI and OpenMP** with an implementation into a single framework.

Common features with **StarPU**⁽¹⁾, **XKaapi**⁽²⁾, **or OmpSs**⁽³⁾

- Distributed Shared Memory (DSM) to handle data transfers automatically between non-hardware coherent memories in the compute node.

- Software caches to reduce memory transfers.

COMPAS (Coordinate and Organize Memory Placement and Allocation for Scheduler)

- Keep track of data residency (NUMA node) to guide scheduling

Common feature with **Minas**⁽⁴⁾

- Allocate memory and **distribute** pages across NUMA nodes according to provided pattern.

- (1) Cédric Augonnetcet al., StarPU : A unified platform for task scheduling on heterogeneous multicore architectures, Euro-Par'09
- (2) Thierry Gautier et al., Xkaapi : A runtime system for data-flow task programming on heterogeneous architectures, IPDPS 2013
- (3) Alejandro Duran et al., Ompss : a proposal for programming heterogeneous multi-core architectures. Parallel Processing Letters 2011
- (4) Pousa Ribeiro (C.). et al., Minas: Memory Affinity Management Framework. INRIA 2009.





Corner stone of the H3LMS platform

- Multi-level load balancing. Decomposable tasks to adapt the workload to the target architecture.
- Increased spatial locality on targets + work stealing between units of the same type.

2 scheduling modes :

- For compute intensive applicationsDynamicheterogeneousloadbalancing by using shared queue ofsuper-tasks.
- **Data centric to minimize transfers** by directly using local queues.



MULTI-GRANULARITY TASKS BUILDING HIGH PERFORMANCE LIBRARIES



MAGMA⁽¹⁾

- Linear-algebra library for a heterogeneous node
- StarPU task scheduler
- Kernels: Intel MKL + Nvidia CuBLAS

CPUs: 2 Intel Xeon X5660 (2x 4 cores) GPUs: 2 Nvidia Tesla M2050 (Blocks: 1024x1024, Sub-blocks: 256x256)

Matrix multiply (SGEMM)



⁽¹⁾ Agullo (E.) et al., Numerical linear algebra on emerging architectures : The PLASMA and MAGMA projects. Journal of Physics, 2009

HIERARCHICAL AFFINITIES IN H3LMS ABSTRACT ORGANIZATION BASED ON THE HARDWARE TOPOLOGY



Extended with an abstract organization

(based on the HWLOC⁽¹⁾ library)

Worker Unit (constant granularity)

- Two kinds: small and accelerators
- Execute local tasks

Work Team (shared same physical memory)

- Execute super-tasks
- First level of work-stealing

Work Pole (memory affinity)

- NUMA / NUIOA affinities
- As many lists of super-tasks as NUIOA nodes
- COMPAS to help selecting the pole and super-task-list

Choice of the list at the begining of a bulk of super-tasks (~owner compute rule⁽²⁾)

Pole hierarchy

 Poles organized in tree to map NUMA distances



(1) F. Broquedis et al., *HWLOC : A generic framework for managing hardware affinities in HPC applications*. PDP '10.

(2) D. Callahan, et al., Compiling Programs for Distributed Memory Multiprocessors. The Journal of Supercomputing 1988.

HIERARCHICAL AFFINITIES AND COMPAS



Matrix multiply (SGEMM)

Comparison with MAGMA (including data transfers)



- **H3LMS** (multi-granularity, hierarchical affinities) + COMPAS
- **H3LMS** (multi-granularity, single list of super-tasks)

CPUs: 2 Intel Xeon X5660 (2x 4 cores) GPUs: 2 Nvidia Tesla M2050 (Blocks: 1024x1024, Sub-blocks: 256x256)

MAGMA 1.3



5 SGEMMs accumulating in the same matrix (C = A * B + C)



(1) Matrices Over Runtime Systems @ Exascale (MORSE)

COUPLING WITH MPI AND OPENMP CODES IMPLEMENTATION INTO THE MPC FRAMEWORK



MPC⁽¹⁾

(Multi-Processor Computing)

- Framework developped by the CEA and the ECR
- Thread based MPI tigthly coupeled to an OpenMP implementation

H3LMS-MPC

- Rely on MPC for inter-node communications
- Load balancing with H3LMS, super-tasks generated from different MPI taks in the same compute node



(1) M. Pérache et al., MPC: A unified parallel runtime for clusters of NUMA machines. Euro-Par '08.

EVALUATION WITH LEGACY CODES





LINPACK (HPL 2.0)

Need to modifiy 3 lines of code



Allocate page-locked memory with COMPAS.

	testing/ptest/HPL_pdtest.c Before		testing/ptest/HPL_pdtest.c After
164	<pre>vptr = (void*)malloc(</pre>	164	<pre>vptr = (void*) (compas_malloc(NULL, COMPAS_PLOCKED.</pre>
165	(size_t) (Madd=>align)+ (size_t) (mat.ld+1) *	165	((size_t)(ALGO->align)+
167 168	<pre>(size_t) (mat.nq)) * sizeof (double));</pre>	166 167	(size_t) (mat.ld+1) * (size_t) (mat.nq)) *
		168	sizeof(double));



Call BLAS function based on H3LMS.

	include/hpl_blas.h Before		include/hpl_blas.h After
164	#define HPL_dgemm cblas_dgemm	164	<pre>#define HPL_dgemm () h3lms_blas_dgemm_ext_sync(VA_ARGS, 40961.2561)</pre>
165	#define HPL_dtrsm cblas_dtrsm	165	#define HPL_dtrsm h3lms_blas_dtrsm_sync



LINPACK – HPL 2.0

(N = 46080, N B = 512, P = 1, Q = 1, WC10L2L2)



2x Intel Xeon Nehalem EP E5620 (2x 4 cores @ 2.4 GHz, peak: 2x 38.4 GFLOPS) 2x NVIDIA Tesla Fermi M2090 (peak: 2x 665 GFLOPS) 24 GB of DDR3 memory

PN APPLICATION *INCREMENTAL CHANGES TO HARNESS HETEROGENEOUS COMPUTE RESOURCES* (1/3)



- PN: solve the linear particle transport equation with deterministic resolution based on spherical harmonics approximation⁽¹⁾
- Hybrid MPI-OpenMP code
- **Focus on the** *numerical_flux* **function** (~**90%** *execution time).*



(1) Thomas A. Brunner and James Paul Holloway. Two dimensional time dependent riemann solvers for neutron transport. J. Comput. Phys., 210(1):386–399, November 2005.

PN APPLICATION INCREMENTAL CHANGES TO HARNESS HETEROGENEOUS COMPUTE RESOURCES (2/3)



numerical_flux function on a x * z Cartesian mesh



PN APPLICATION INCREMENTAL CHANGES TO HARNESS HETEROGENEOUS COMPUTE RESOURCES (3/3)





Tera-100 heterogeneous node

Accel.: 2x 4 cores Intel Xeon E5620 **Accel.:** 2x Nvidia Telsa GTX M2090

THANK YOU

SUPER-TASK AFFINITY IMPROVING TEMPORAL LOCALITY (1/2)



Backup

Software cache and execution order of the super-tasks⁽¹⁾



- Sort list of super-task at the bulk instantiation according to affinity with the corresponding memory.
- New scheduling policy based on cache statistics to reduce data transfers.

Affinity index depends on:

- Quantity of data
- If blocks of data are already held inside the cache

SUPER-TASK AFFINITY **IMPROVING TEMPORAL LOCALITY** (2/2)



Backup

Sparse LU (step 3, simple precision, data transfers included)



Accel.: 1 GPU Nvidia Geforce GTX 470

PN APPLICATION *MULTI-NODES STRONG SCALING*





compute nodes and mesh dimensions

Tera-100 heterogeneous node

CPUs: 2x 4 cores Intel Xeon E5620 **Accel.:** 2x Nvidia Telsa GTX M2090

HIERARCHICAL AFFINITIES IN H3LMS



Backup



2 NUMA nodes,

2x 12-core AMD Magny-Cours CPUs (Dual package, 1 memory controler per CPU) and 2 accelerators attached to the same NUMA node

```
Cea API - COMPAS
```

Backup



Proposal based on pragma

COMPAS API

9	<pre>struct compas_pages_s pages;</pre>	9	∦pragma compas malloc
10	compas_pages_init (&pages);		elsize(sizeof(double))
11	pages.geometry = COMPAS_2D;		<pre>size (NB*BS, NB*BS)</pre>
12	pages.pattern = COMPAS_CYCLIC;		bsize((BS*sizeof(double))/PSIZE,
13	pages.xsize = NB+BS;		(BS*sizeof(double))/PSIZE)
14	pages.ysize = NB*BS;		pattern(cyclic)
15	pages.xblocksize = BS;		page (locked)
16	pages.yblocksize =		
	(BS*sizeof(double))/PSIZE;		
17	distri.elsize =		
	(BS*sizeof(double))/PSIZE;		
18			
19	double +A - compas_malloc(&distri,	10	
	COMPAS_PLOCKED, NB*BS*NB*BS	11	double *A = malloc(NB*BS*NB*BS *
	<pre>*sizeof(double));</pre>		sizeof(double));
20	init_matrix(A);	12	init_matrix(A);



Backup

Cea API - H3LMS

31 32

33

H3LMS API

H3LMS_END_SUPERTASK_DECLARATION

1	H3LMS_BEGIN_SUPERTASK_FUNCTION (1_bmod_cpu)	1	
2	<pre>double *A1 = GETDATA(0, double*);</pre>	2	for (int ii=kk+1; ii <nb; ii++)="" th="" {<=""></nb;>
3	double +A2 = GETDATA(1, double+);	3	for (int jj=kk+1; jj <nb; jj++)<="" th=""></nb;>
4	<pre>double *A3 = GETDATA(2, double*);</pre>		1
5		4	<pre>#pragma h31ms supertask</pre>
6	const int subblocks = 16;		depend (in :
7	const int subblocksize = BS/subblocks;		A[ii*BS:ii*BS+BS-1,
8			kk*BS:kk*BS+BS-1],
9	for (int i=0; i <subblocks; i++)="" th="" {<=""><th></th><th>A[kk*BS:kk*BS+BS-1,</th></subblocks;>		A[kk*BS:kk*BS+BS-1,
10	double *SA1 = A1;		jj*BS:jj*BS+BS-1], inout:
11	double *SA2 = &A2[i*subblocksize		A[ii*BS:ii*BS+BS-1,
	*BS*NB);		jj*BS:jj*BS+BS-1])
12	double *SA3 = &A3[i*subblocksize		accel(l_bmod_cuda)
	*BS*NB);		cratio(5)
13	H3LMS_BEGIN_SUBTASK_DECLARATION	5	{
14	H3LMS_REGISTER_ARGS (SA1, SA2, SA3,	6	const int subblocks = 16;
	subblocksize)	7	const int subblocksize = BS
15	H3LMS_CPU_LAUCHER_FUNCTION (/subblocks;
	bmod_cpu)	8	
16	H3LMS_END_SUBTASK_DECLARATION	9	for (int i=0; i <subblocks;< th=""></subblocks;<>
17	, , , , , , , , , , , , , , , , , , , ,		<u>i</u> ++) {
18	H3LMS_END_SUPERTASK_FUNCTION	10	double *SA1 = &A[ii*MROW
19	•••		+ kk*BS];
20	for the district diam. data t	11	double *SA2 = &A[kk*MROW
21	for (int 11=KK+1; 11 <nb; 11++)="" th="" {<=""><th></th><th>+ jj*BS + i*</th></nb;>		+ jj*BS + i*
22	HOING PROTE COMPERATOR DECIMPATION		subblocksize*BS*NB];
23	HIMS_BEGIN_SOPERIASK_DECLARATION	12	double *SA3 = &A[11*MROW
24	HIMS DECISTED ADCS (1) (AMDOW A		+ jj*BS + 1*
20	kk+BS1 (3(kk+MDOW + 44+BS)		<pre>subblocksize*BS*NB];</pre>
	$\delta A[ij+MROW + jj+RS])$	13	thoroano b21mg subtook
26	HELMS REGISTER DEP 2D (AN I I AMPON A	14	*pragma noims subcask
200	kktBS1. IN sizeof(double).	15	subblockeize);
	BS, BS+NB, BS)	16	Subtrocksize),
27	H3LMS REGISTER DEP 2D(&A[kk*MROW +	10	, '
	jj*BS], IN, sizeof(double),	17	
	BS, BS*NB, BS)	10	
28	H3LMS REGISTER DEP 2D(&A[ii*MROW +	20	,
	jj*BS], INOUT, size of (double),	20	#pragma b31ms barrier
	BS, BS*NB, BS)		The state of the second
29	H3LMS_CPU_LAUCHER_FUNCTION (
	l_bmod_cpu)		
30	H3LMS_ACCEL_LAUCHER_FUNCTION(
	l_bmod_accel)		
31	H3LMS_COMPUTE_RATIO(5)		

Proposal based on pragmas

Glossary

BCS	– Bull Coherence System
BLAS	– Basic Linear Algebra Subprograms
COMPAS	- Coordinate and Organize Memory Placement and
	Allocation for Scheduler
CPU	- Central Processing Unit
DGEMM	 Double precision matrix matrix multiplication
DSM	- Distributed Shared Memory
DTRSM	 Solves one of the matrix equations
	op(A)*X = alpha*B, or X*op(A) = alpha*B
GFLOPS	 – Giga FLoating-point Operations Per Second
GPU	- Graphics Processing Unit
H3LMS	 Harnessing Hierarchy and Heterogeneity with
	Locality Management and Scheduling
HPC	- High Performance Computing
HPL	- High Performance Linpack
LRU	- Least Recently Used
NUMA	– Non-Uniform Memory Access
NUIOA	– Non-Uniform Input/Output Access
PFLOPS	– Peta FLoating-point Operations Per Second