## Chapter 1 Power Electronic Systems

Chapter 1 Power Electronic Systems ..... 3
1-1 Introduction ..... 3
1-2 Power Electronics versus Linear Electronics ..... 4
1-3 Scope and Applications ..... 7
1-4 Classification of Power Processors and Converters ..... 9
1-5 About the Text ..... 12
1-6 Interdisciplinary Nature of Power Electronics ..... 13
1-7 Convention of Symbols Used ..... 14
Problems ..... 14
References ..... 15

## Power Electronic Systems



Figure 1-1 Block diagram of a power electronic system.

- Block diagram
- Role of Power Electronics
- Reasons for growth


## Linear Power Supply



- Series transistor as an adjustable resistor
- Low Efficiency
- Heavy and bulky


## Switch-Mode Power Supply



- Transistor as a switch
- High Efficiency
- High-Frequency Transformer

(b)

Figure 1-3 Switch-mode dc power supply.

## Basic Principle of Switch-Mode Synthesis


(a)


- Constant switching frequency
- pulse width controls the average
- L-C filters the ripple

(c)


Figure 1-4 Equivalent circuit, waveforms, and frequency spectrum of the supply in Fig. 1-3.

## Application in Adjustable Speed Drives



Figure 1-5 Energy conservation: (a) conventional drive, (b) adjustable-speed drive.

- Conventional drive wastes energy across the throttling valve to adjust flow rate
- Using power electronics, motor-pump speed is adjusted efficiently to deliver the required flow rate


## Scope and Applications

TABLE 1-1 Power Electronic Applications

| (a) | Residential | (d) | Transportation |
| :---: | :---: | :---: | :---: |
|  | Refrigeration and freezers |  | Traction control of electric vehicles |
|  | Space heating |  | Battery chargers for electric vehicles |
|  | Air conditioning |  | Electric locomotives |
|  | Cooking |  | Street cars, trolley buses |
|  | Lighting |  | Subways |
|  | Electronics (personal computers, other entertainment equipment) |  | Automotive electronics including engine controls |
| (b) | Commercial | (e) | Utility systems |
|  | Heating, ventilating, and air conditioning |  | High-voltage dc transmission (HVDC) <br> Static var compensation (SVC) |
|  | Central refrigeration |  | Supplemental energy sources (wind, |
|  | Lighting |  | photovoltaic), fuel cells |
|  | Computers and office equipment |  | Energy storage systems |
|  | Uninterruptible power supplies (UPSs) |  | Induced-draft fans and boiler feedwater pumps |
|  | Elevators | (f) | Aerospace |
| (c) | Industrial |  | Space shuttle power supply systems |
|  | Pumps |  | Satellite power systems |
|  | Compressors |  | Aircraft power systems |
|  | Blowers and fans | (g) | Telecommunications |
|  | Machine tools (robots) |  | Battery chargers |
|  | Arc furnaces, induction furnaces |  | Power supplies (dc and UPS) |
|  | Lighting |  |  |
|  | Industrial lasers |  |  |
|  | Induction heating |  |  |
|  | Welding |  |  |

(a) Residential

Refrigeration and freezers
Space heating
Air conditioning
Cooking
Lighting
Electronics (personal computers other entertainment equipment)

Heating, ventilating, and air conditioning
Central refrigeration
Lighting
Computers and office equipment
(UPSs)
Elevators

Pumps
Compressors
Blowers and fans
Machine tools (robots)
furnaces, induction furnaces

Industrial lasers
Induction heating
Welding
(d) Transportation

Traction control of electric vehicles
Battery chargers for electric vehicles
Electric locomotives
Street cars, trolley buses
Subways
Automotive electronics including engine controls

High-voltage dc transmission (HVDC)
Static var compensation (SVC)
Supplemental energy sources (wind, photovoltaic), fuel cells
Energy storage systems
Induced-draft fans and boiler feedwater pumps

Space shuttle power supply systems
Satellite power systems
Aircraft power systems

Battery chargers
Power supplies (dc and UPS)

## Power Processor as a Combination of Converters

Power processor


Figure 1-6 Power processor block diagram.

- Most practical topologies require an energy storage element, which also decouples the input and the output side converters


## Power Flow through Converters



Figure 1-7 ac-to-dc converters.

- Converter is a general term
- An ac/dc converter is shown here
- Rectifier Mode of operation when power from ac to dc
- Inverter Mode of operation when power from ac to dc


## AC Motor Drive



Figure 1-8 Block diagram of an motor drive.

- Converter 1 rectifies line-frequency ac into dc
- Capacitor acts as a filter; stores energy; decouples
- Converter 2 synthesizes low-frequency ac to motor
- Polarity of dc-bus voltage remains unchanged - ideally suited for transistors of converter 2


## Matrix Converter



Figure 1-9 (a) Matrix converter. (b) Voltage source.

- Very general structure
- Would benefit from bi-directional and bi-polarity switches
- Being considered for use in specific applications


## Interdisciplinary Nature of Power Electronics



Figure 1-10 Interdisciplinary nature of power electronics.

# Chapter 2 Overview of Power Semiconductor Devices 

Chapter 2 Overview of Power Semiconductor Switches ..... 16
2-1 Introduction ..... 16
2-2 Diodes ..... 16
2-3 Thyristors ..... 18
2-4 Desired Characteristics in Controllable Switches ..... 20
2-5 Bipolar Junction Transistors and Monolithic Darlingtons ..... 24
2-6 Metal-Oxide-Semiconductor Field Effect Transistors ..... 25
2-7 Gate-Turn-Off Thyristors ..... 26
2-8 Insulated Gate Bipolar Transistors ..... 27
2-9 MOS-Controlled Thyristors ..... 29
2-10 Comparison of Controllable Switches ..... 29
2-11 Drive and Snubber Circuits ..... 30
2-12 Justification for Using Idealized Device Characteristics ..... 31
Summary ..... 32
Problems ..... 32
References ..... 32

## Diodes



(b)

(c)

Figure 2-1 Diode: (a) symbol, (b) $i-v$ characteristic, (c) idealized characteristic.

- On and off states controlled by the power circuit


## Diode Turn-Off



Figure 2-2 Diode turn-off.

- Fast-recovery diodes have a small reverse-recovery time


## Thyristors




Figure 2-3 Thyristor: (a) symbol, (b) i-v characteristics, (c) idealized characteristics.

- Semi-controlled device
- Latches ON by a gate-current pulse if forward biased
- Turns-off if current tries to reverse

Copyright © 2003 by John Wiley \& Sons, Inc.

Chapter 2 Power Semiconductor
Switches: An Overview

## Thyristor in a Simple Circuit



Figure 2-4 Thyristor: (a) circuit, (b) waveforms, (c) turn-off time interval $\boldsymbol{t}_{\boldsymbol{q}}$.

- For successful turn-off, reverse voltage required for an interval greater than the turn-off interval


## Generic Switch Symbol



Figure 2-5 Generic controllable switch.

- Idealized switch symbol
- When on, current can flow only in the direction of the arrow
- Instantaneous switching from one state to the other
- Zero voltage drop in on-state
- Infinite voltage and current handling capabilities


## Switching Characteristics (linearized)

Switching Power Loss is proportional to:

- switching frequency
- turn-on and turn-off times


Figure 2-6 Generic-switch switching characteristics (linearized): (a) simplified clamped-inductive-switching circuit, (b) switch waveforms, (c) instantaneous switch power loss.

## Bipolar Junction Transistors (BJT)



Figure 2-7 A BJT: (a) symbol, (b) $i-v$ characteristics, (c) idealized characteristics.

- Used commonly in the past
- Now used in specific applications
- Replaced by MOSFETs and IGBTs


## Various Configurations of BJTs



Figure 2-8 Darlington configurations: (a) Darlington, (b) triple Darlington.

## MOSFETs



Figure 2-9 $N$-channel MOSFET: (a) symbol, (b) $i-v$ characteristics, (c) idealized characteristics.

- Easy to control by the gate
- Optimal for low-voltage operation at high switching frequencies
- On-state resistance a concern at higher voltage ratings


## Gate-Turn-Off Thyristors (GTO)



Figure 2-10 A GTO: (a) symbol, (b) $i-v$ characteristics, (c) idealized characteristics.

- Slow switching speeds
- Used at very high power levels
- Require elaborate gate control circuitry


## GTO Turn-Off



Figure 2-11 Gate turn-off transient characteristics: (a) snubber circuit, (b) GTO turn-off characteristic.

- Need a turn-off snubber


## IGBT


(a)


Figure 2-12 An IGBT: (a) symbol, (b) $i-v$ characteristics, (c) idealized characteristics.

## MCT





(a)

(b)

(c)

Figure 2-13 An MCT: (a) circuit symbols, (b) $i-v$ characteristic, (c) idealized characteristics.

Copyright © 2003 by John Wiley \& Sons, Inc.

Chapter 2 Power Semiconductor
Switches: An Overview

## Comparison of Controllable Switches

Table 2-1 Relative Properties of Controllable
Switches

| Device | Power Capability | Switching Speed |
| :---: | :---: | :---: |
| BJT/MD | Medium | Medium |
| MOSFET | Low | Fast |
| GTO | High | Slow |
| IGBT | Medium | Medium |
| MCT | Medium | Medium |

## Summary of Device Capabilities



Figure 2-14 Summary of power semiconductor device capabilities. All devices except the MCT have a relatively mature technology, and only evolutionary improvements in the device capabilities are anticipated in the next few years. However, MCT technology is in a state of rapid expansion, and significant improvements in the device capabilities are possible, as indicated by the expansion arrow in the diagram.

Copyright © 2003 by John Wiley \& Sons, Inc.

Chapter 2 Power Semiconductor
Switches: An Overview

## Chapter 3

## Review of Basic Electrical and Magnetic Circuit Concepts

Chapter 3 Review of Basic Electrical and Magnetic Circuit Concepts ..... 33
3-1 Introduction ..... 33
3-2 Electric Circuits ..... 33
3-3 Magnetic Circuits ..... 46
Summary ..... 57
Problems ..... 58
References ..... 60

## Symbols and Conventions



Figure 3-1 Instantaneous power flow.

- Symbols
- Polarity of Voltages; Direction of Currents
- MKS SI units


## Sinusoidal Steady State


(a)

(c)

(b)

Figure 3-2 Sinusoidal steady state.

## Three-Phase Circuit


(a)

(b)

(c)

Figure 3-3 Three-phase circuit.

Copyright © 2003 by John Wiley \& Sons, Inc.

## Steady State in Power Electronics


(a)

(b)

Figure 3-4 Nonsinusoidal waveforms in steady state.

## Fourier Analysis

Table 3-1 Use of Symmetry in Fourier Analysis

| Symmetry | Condition Required | $a_{h}$ and $b_{h}$ |
| :---: | :---: | :---: |
| Even | $f(-t)=f(t)$ | $b_{h}=0 \quad a_{h}=\frac{2}{\pi} \int_{0}^{\pi} f(t) \cos (h \omega t) d(\omega t)$ |
| Odd | $f(-t)=-f(t)$ | $a_{h}=0 \quad b_{h}=\frac{2}{\pi} \int_{0}^{\pi} f(t) \sin (h \omega t) d(\omega t)$ |
| Half-wave | $f(t)=-f\left(t+\frac{1}{2} T\right)$ | $\begin{aligned} & a_{h}=b_{h}=0 \text { for even } h \\ & a_{h}=\frac{2}{\pi} \int_{0}^{\pi} f(t) \cos (h \omega t) d(\omega t) \quad \text { for odd } h \end{aligned}$ |
| Even quarter-wave | Even and half-wave | $\begin{aligned} & b_{h}=\frac{2}{\pi} \int_{0}^{\pi} f(t) \sin (h \omega t) d(\omega t) \quad \text { for odd } h \\ & b_{h}=0 \\ & \text { for all } h \\ & a_{h}= \begin{cases}\frac{4}{\pi} \int_{0}^{\pi / 2} f(t) \cos (h \omega t) d(\omega t) & \text { for odd } h \\ 0 & \text { for even } h\end{cases} \end{aligned}$ |
| Odd quarter-wave | Odd and half-wave | $\begin{aligned} & a_{h}=0 \text { for all } h \\ & b_{h}= \begin{cases}\frac{4}{\pi} \int_{0}^{\pi / 2} f(t) \sin (h \omega t) d(\omega t) & \text { for odd } h \\ 0 & \text { for even } h\end{cases} \end{aligned}$ |

## Distortion in the Input Current



Figure 3-5 Line-current distortion.

- Voltage is assumed to be sinusoidal
- Subscript " 1 " refers to the fundamental
- The angle is between the voltage and the current fundamental


## Phasor Representation



Figure 3-6 Phasor representation.


Figure 3-7 Inductor and capacitor response.

## Inductor Voltage and Current in Steady State


(a)

(b)

Figure 3-8 Inductor response in steady state.

- Volt-seconds over $T$ equal zero.


## Capacitor Voltage and Current in Steady State

- Amp-seconds over $T$ equal zero.

(b)

Figure 3-9 Capacitor response in steady state.

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 3 Basic Electrical and
Magnetic Circuit Concepts

## Ampere's Law



Figure 3-10 (a) General formulation of Ampere's law. (b) Specific example of Ampere's law in the case of a winding on a magnetic core with an airgap.

- Direction of magnetic field due to currents
- Ampere's Law: Magnetic field along a path


## Direction of Magnetic Field



Figure 3-11 Determination of the magnetic field direction via the right-hand rule in (a) the general case and $(b)$ a specific example of a current-carrying coil wound on a toroidal core.

## $B-H$ Relationship; Saturation



Figure 3-12 Relation between $B$ - and $H$-fields.

- Definition of permeability


## Continuity of Flux-Lines



Figure 3-13 Continuity of flux.

$$
\phi_{1}+\phi_{2}+\phi_{3}=0
$$

## Concept of Magnetic Reluctance



Figure 3-14 Magnetic reluctance.

- Flux is related to ampere-turns by reluctance


## Analogy between Electrical and Magnetic Variables

| Table 3-2 | Electrical-Magnetic Analogy |
| :--- | :--- | :--- |
| Magnetic Circuit | Electric Circuit |
| mmf $N i$ | $v$ |
| Flux $\phi$ | $i$ |
| reluctance $\mathscr{R}$ | $R$ |
| permeability $\mu$ | $1 / \rho$, where $\rho=$ resistivity |

## Analogy between Equations in Electrical and Magnetic Circuits

Table 3-3 Magnetic-Electrical Circuit Equation Analogy

| Magnetic | Electrical $(d c)$ |
| :--- | :--- |
| $\frac{N i}{\phi}=\mathscr{R}=\frac{l}{\mu A}$ | Ohm's law: $\frac{v}{i}=R=\frac{l}{A / \rho}$ |
| $\phi \sum_{k} \mathscr{R}_{k}=\sum_{m} N_{m} i_{m}$ | Kirchhoff's voltage law: $i \sum_{k} R_{k}=\sum_{m} v_{m}$ |
| $\Sigma \phi_{k}=0$ | Kirchhoff's current law: $\sum_{k} i_{k}=0$ |

## Magnetic Circuit and its Electrical Analog


(a)

(b)

Figure 3-15 (a) Magnetic circuit. (b) An electrical analog.

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 3 Basic Electrical and
Magnetic Circuit Concepts

## Faraday's Law and Lenz's Law


(a)

(b)

Figure 3-16 (a) Flux direction and voltage polarity. (b) Lenz's law.

## Inductance L



Figure 3-17 Self-inductance $L$.

- Inductance relates flux-linkage to current


## Analysis of a Transformer



Figure 3-18 (a) Cross section of a transformer. (b) The $B-H$ characteristics of the core.

## Transformer Equivalent Circuit


(a)

(b)

Figure 3-19 Equivalent circuit for (a) a physically realizable transformer wound on a lossless core and (b) an ideal transformer.

## Including the Core Losses



Figure 3-21 Equivalent circuit of a transformer including the effects of hysteresis loss. (a) Circuit components are on both sides (coil 1 and coil 2 sides) of the ideal transformer. (b) Components from the secondary (coil 2) side are reflected across the ideal transformer to the primary (coil 1) side.

## Transformer Core Characteristic



Figure 3-20 $B-H$ characteristic of a transformer core having hysteresis and hence magnetic losses.

Copyright © 2003 by John Wiley \& Sons, Inc.

## Chapter 4

## Computer Simulation

Chapter 4 Computer Simulation of Power Electronic Converters and Systems ..... 61
4-1 Introduction ..... 61
4-2 Challenges in Computer Simulation ..... 62
4-3 Simulation Process ..... 62
4-4 Mechanics of Simulation ..... 64
4-5 Solution Techniques for Time-Domain Analysis ..... 65
4-6 Widely Used, Circuit-Oriented Simulators ..... 69
4-7 Equation Solvers ..... 72
Summary ..... 74
Problems ..... 74
References ..... 75

## System to be Simulated



Figure 4-1 Power electronics system: a block diagram.

- Challenges in modeling power electronic systems


## Large-Signal System Simulation



Figure 4-2 Open-loop, largesignal simulation.

## - Simplest component models

## Small-Signal Linearized Model for Controller Design



Figure 4-3 Small-signal (linear) model and controller design.

- System linearized around the steady-state point


## Closed-Loop Operation: Large Disturbances



- Simplest component models
- Nonlinearities, Limits, etc. are included


## Modeling of Switching Operation



Figure 4-5 Switching details.

- Detailed device models
- Just a few switching cycles are studied


## Modeling of a Simple Converter


(a)

(b)

Figure 4-6 Simplified equivalent circuit of a switch-mode, regulated dc power supply (same as in Fig. 1-3).

- Input voltage takes on two discrete values


## Trapezoidal Method of Integration



Figure 4-7
Trapezoidal method of integration.

- The area shown above represents the integral


## A Simple Example


(a)

(b)

Figure 4-8 (a) Circuit for simulation. (b) Switch control waveform.

- The input voltage takes on two discrete values


## Modeling using PSpice



- Schematic approach is far superior

Figure 4-9 PSpice simulation of circuit in Fig. 4-8.

Copyright © 2003 by John Wiley \& Sons, Inc.

Chapter 4 Computer Simulation of Power
Electronic Converters \& Systems

## PSpice-based Simulation



Figure 4-10 Results of PSpice simulation: $i_{L}$ and $v_{c}$.

- Simulation results


## Simulation using MATLAB


（a）
\％Solution of the Circuit in Fig． $4-6$ using Trapezoidal Method of Integration． clc，clg，clear
\％Input Data
Vd＝8；L＝5e－6；C＝1ロDe－6；rL＝1e－ヨ；R＝1．ロ；fs＝10Deヨ；Vcontrol＝0．75；
Ts＝1／fs；tmax＝50＊Ts；deltat＝Ts／50；
$\%$
time＝ $\mathrm{D}:$ deltat：tmax；
vst $=$ time／Ts－fix（time／Ts）；
voi＝Vd＊（Vcontrol＞vst）；
\％
$A=[-r L / L-1 / L ; 1 / C-1 /(C * R)] ;$
$\mathrm{b}=\left[\begin{array}{lll}1 / L & \mathrm{~L}\end{array} \mathrm{l}^{\prime}\right.$ ；
MN＝inv（eye（己）－deltat／己＊A）； M＝MN＊（eye（己）＋deltat／己＊A）； N＝MN＊deltat／2＊b；
$\%$
iL（1）$=4.0$ ；vC（1）$=5.5$ ； timelength＝length（time）；
$\%$
for $k=$ 2：timelength
$\mathrm{x}=\mathrm{M} *[\mathrm{iL}(\mathrm{k}-1) \mathrm{VC}(\mathrm{k}-1)]^{\prime}+\mathrm{N} *(\operatorname{voi}(\mathrm{k})+\operatorname{voi}(\mathrm{k}-1))$ ； $\mathrm{iL}(\mathrm{k})=\mathrm{x}(1) ; \mathrm{vC}(\mathrm{k})=\mathrm{x}(己)$ ； end
$\%$
plot（time，iL，time，vC）
meta Example
（b）
Figure 4－11 MATLAB simulation of circuit in Fig．4－6．
Copyright © 2003 by John Wiley \＆Sons，Inc．

Chapter 4 Computer Simulation of Power
Electronic Converters \＆Systems

## MATLAB-based Simulation



Figure 4-12 MATLAB simulation results.

- Simulation results


## Chapter 5

## Diode Rectifiers

Chapter 5 Line-Frequency Diode Rectifiers: Line-Frequency ac $\rightarrow$ Uncontrolled dc ..... 79
5-1 Introduction ..... 79
5-2 Basic Rectifier Concepts ..... 80
5-3 Single-Phase Diode Bridge Rectifiers ..... 82
5-4 Voltage-Doubler (Single-Phase) Rectifiers ..... 100
5-5 Effect of Single-Phase Rectifiers on Neutral Currents in Three-Phase, Four-Wire Systems ..... 101
5-6 Three-Phase, Full-Bridge Rectifiers ..... 103
5-7 Comparison of Single-Phase and Three-Phase Rectifiers ..... 112
5-8 Inrush Current and Overvoltages at Turn-On ..... 112
5-9 Concerns and Remedies for Line-Current Harmonics and Low Power Factor ..... 113
Summary ..... 113
Problems ..... 114
References ..... 116
Appendix ..... 117

## Diode Rectifier Block Diagram



Figure 5-1 Block diagram of a rectifier.

- Uncontrolled utility interface (ac to dc)


## A Simple Circuit


(a)

(b)

Figure 5-2 Basic rectifier with a load resistance.

- Resistive load


## A Simple Circuit ( $R$-L Load)


(b)


Figure 5-3 Basic rectifier with an inductive load.

- Current continues to flows for a while even after the input voltage has gone negative

Copyright © 2003
by John Wiley \& Sons, Inc.

## A Simple Circuit (Load has a dc back-emf)


(a)

(b)
(c)
(d)

Figure 5-4 Basic rectifier with an internal dc voltage.

- Current begins to flow when the input voltage exceeds the dc back-emf
- Current continues to flows for a while even after the input voltage has gone below the dc back-emf

Copyright © 2003
by John Wiley \& Sons, Inc.

## Single-Phase Diode Rectifier Bridge



Figure 5-5 Single-phase diode bridge rectifier.

- Large capacitor at the dc output for filtering and energy storage


## Diode-Rectifier Bridge Analysis


(a)

(b)

Figure 5-6 Idealized diode bridge rectifiers with $L_{s}=0$.

- Two simple (idealized) cases to begin with


## Redrawing Diode-Rectifier Bridge



Figure 5-7 Redrawn rectifiers of Fig. 5-6.

- Two groups, each with two diodes


## Waveforms with a purely resistive load and a purely dc current at the output


(a)

- In both cases, the dc-side voltage waveform is the same

(b)

Figure 5-8 Waveforms in the rectifiers of (a) Fig. 5-6a and (b) Fig. 5-6b.

## Diode-Rectifier Bridge Input Current


(a)

(b)

Figure 5-9 Line current $i_{s}$ in the idealized case.

- Idealized case with a purely dc output current


## Diode-Rectifier Bridge Analysis with ACSide Inductance



Figure 5-10 Single-phase rectifier with $L_{s}$.

- Output current is assumed to be purely dc


## Understanding Current Commutation


(a)

(b)

Figure 5-11 Basic circuit to illustrate current commutation. Waveforms assume $L_{s}=0$.

- Assuming inductance in this circuit to be zero


## Understanding Current Commutation (cont.)


(a)

(b)

Figure 5-12 (a) Circuit during the commutation. (b) Circuit after the current commutation is completed.

- Inductance in this circuit is included


## Current Commutation Waveforms



Figure 5-13 Waveforms in the basic circuit of Fig. 5-11. Note that a large value of $L_{s}$ is used to clearly show the commutation interval.

- Shows the volt-seconds needed to commutate current


## Current Commutation in Full-Bridge Rectifier

(a)

(b)
(c)
(d)


Figure 5-14 (a) Single-phase diode rectifier with $L_{s}$ (b) Waveforms.

- Shows the necessary volt-seconds

Copyright © 2003
by John Wiley \& Sons, Inc.

## Understanding Current Commutation



Figure 5-15 Redrawn circuit of Fig. 5-14 $a$ during current commutation.

- Note the current loops for analysis


## Rectifier with a dcside voltage



Figure 5-16 (a) Rectifier with a constant dc-side voltage. (b) Equivalent circuit. (c) Waveforms.

## DC-Side Voltage and Current Relationship



Figure 5-17 Normalized $I_{d}$ versus $V_{d}$ in the rectifier of Fig. 5-16a with a constant dc-side voltage.

- Zero current corresponds to dc voltage equal to the peak of the input ac voltage


## Effect of DC-Side Current on THD, PF and DPF



Figure 5-18 Total harmonic distortion, DPF, and PF in the rectifier of Fig. $5-16 a$ with a constant dc-side voltage.

## - Very high THD at low current values

## Crest Factor versus the Current Loading



Figure 5-19 Normalized $V_{d}$ and the crest factor in the rectifier of Fig. 5-16a with a constant dc-side voltage.

- The Crest Factor is very high at low values of current


## Diode-Rectifier with a Capacitor Filter



Figure 5-20 Practical diode-bridge rectifier with a filter capacitor.

- Power electronics load is represented by an equivalent load resistance


## Diode Rectifier Bridge



Figure 5-21 Equivalent circuit of Fig. 5-20.

- Equivalent circuit for analysis on one-half cycle basis


## Diode-Bridge Rectifier: Waveforms



Figure 5-22 Waveforms in the circuit of Fig. 5-20, obtained in Example 5-1.

- Analysis using MATLAB


## Diode-Bridge Rectifier: Waveforms



Figure 5-23 Waveforms in the circuit of Fig. 5-20, obtained in Example 5-2.

- Analysis using PSpice


## Input Line-Current Distortion



Figure 5-24 Distorted line current in the rectifier of Fig. 5-20.

- Analysis using PSpice


## Line-Voltage Distortion



Figure 5-25 Line-voltage notching and distortion.

- PCC is the point of common coupling


## Line-Voltage Distortion



Figure 5-26 Voltage waveform at the point of common coupling in the circuit of Fig. 5-25.

- Distortion in voltage supplied to other loads


## Voltage Doubler Rectifier



Figure 5-27 Voltage-doubler rectifier.

- In 115-V position, one capacitor at-a-time is charged from the input.


## A Three-Phase, Four-Wire System



Figure 5-28 Three-phase, four-wire system.

- A common neutral wire is assumed


## Current in A Three-Phase, Four-Wire System



Figure 5-29 Neutral-wire current $i_{n}$.

- The current in the neutral wire can be very high


## Three-Phase, Full-Bridge Rectifier



Figure 5-30 Three-phase, full-bridge rectifier.

- Commonly used


## Three-Phase, Full-Bridge Rectifier: Redrawn



Figure 5-31 Three-phase rectifier with a constant dc current.

- Two groups with three diodes each


## Three-Phase, Full-Bridge Rectifier Waveforms


(b)


- Output current is assumed to be dc


Figure 5-32 Waveforms in the circuit of Fig. 5-31.

## Three-Phase, Full-Bridge Rectifier: Input Line-Current



Figure 5-33 Line current in a three-phase rectifier in the idealized case with $L_{s}=0$ and a constant dc current.

- Assuming output current to be purely dc and zero ac-side inductance

Copyright © 2003
by John Wiley \& Sons, Inc.

## Three-Phase, Full-Bridge Rectifier



Figure 5-34 Three-phase rectifier with a finite $L_{s}$ and a constant dc current.

- Including the ac-side inductance


## 3-Phase Rectifier: Current Commutation


(a)

- output current is assumed to be purely dc

(b)

(c)

Figure 5-35 Current commutation process.

## Rectifier with a Large Filter Capacitor



Figure 5-36 (a) Three-phase rectifier with a finite $L_{s}$ and a constant dc voltage. (b) Equivalent circuit. (c) Waveforms.

- Output voltage is assumed to be purely dc


## Three-Phase, Full-Bridge Rectifier



Figure 5-37 Total harmonic distortion, DPF, and PF in the rectifier of Fig. 5-36 with a constant dc voltage.

- THD, PF and DPF as functions of load current

Copyright © 2003
by John Wiley \& Sons, Inc.
Chapter 5 Line-Frequency Diode
Rectifiers

## Crest Factor versus the Current Loading



Figure 5-38 Normalized $V_{d}$ and crest factor in the rectifier of Fig. 5-36 with a constant dc voltage.

- The Crest Factor is very high at low values of current


## Three-Phase Rectifier Waveforms


(a)


Figure 5-39 Waveforms in the rectifier of Fig. 5-30, obtained in Example 5-7.

- PSpice-based analysis


## Chapter 6

## Thyristor Converters

Chapter 6 Line-Frequency Phase-Controlled Rectifiers and Inverters: Line-Frequency ac $\leftrightarrow$ Controlled dc ..... 121
6-1 Introduction ..... 121
6-2 Thyristor Circuits and Their Control ..... 122
6-3 Single-Phase Converters ..... 126
6-4 Three-Phase Converters ..... 138
6-5 Other Three-Phase Converters ..... 153
Summary ..... 153
Problems ..... 154
References ..... 157
Appendix ..... 158

- Controlled conversion of ac into dc


## Thyristor Converters



Figure 6-1 Line-frequency controlled converter.

- Two-quadrant conversion


## Primitive circuits with thyristors


(a)

(b)

(c)

Figure 6-2 Basic thyristor converters.

Copyright © 2003
by John Wiley \& Sons, Inc.

## Thyristor Triggering



Figure 6-3 Gate trigger control circuit.

- ICs available


## Full-Bridge Thyristor Converters


(a)

(b)

Figure 6-4 Practical thyristor converters.

- Single-phase and three-phase


## Single-Phase Thyristor Converters


(a)

(b)

Figure 6-5 Single-phase thyristor converter with $L_{s}=0$ and a constant dc current.

- Two groups with two thyristor each


## 1-Phase Thyristor Converter Waveforms



Figure 6-6 Waveforms in the converter of Fig. 6-5.

- Assuming zero ac-side inductance


## Average DC Output Voltage



Figure 6-7 Normalized $V_{d}$ as a function of $\alpha$.

- Assuming zero ac-side inductance


## Input Line-Current Waveforms


(a)

(b)

(c)

Figure 6-8 The ac-side quantities in the converter of Fig. 6-5.

- Harmonics, power and reactive power Copyright © 2003 by John Wiley \& Sons, Inc.


## 1-Phase Thyristor Converter



Figure 6-9 Single-phase thyristor converter with a finite $L_{s}$ and a constant dc current.

- Finite ac-side inductance; constant dc output current


## Thyristor Converter Waveforms


(a)

(b)

Figure 6-10 Waveforms in the converter of Fig. 6-9.

- Finite ac-side inductance


## Thyristor Converter: Discontinuous Mode



Figure 6-11 (a) A practical thyristor converter. (b) Waveforms.

- This mode can occur in a dc-drive at light loads


## Thyristor Converter Waveforms



Figure 6-12 Waveforms in Example 6-2 for the circuit of Fig. 6-11a.

- PSpice-based simulation


## Thyristor Converter Waveforms: Discontinuous Conduction Mode



Figure 6-13 Waveforms in a discontinuous-current-conduction mode.

- PSpice-based simulation


## DC Voltage versus Load Current <br> 

Figure 6-14 $\quad V_{d}$ versus $I_{d}$ in the single-phase thyristor converter of Fig. 6-11a.

- Various values of delay angle


## Thyristor Converters: Inverter Mode



Figure 6-15 (a) Inverter, assuming a constant dc current. (b) Waveforms.

- Assuming the ac-side inductance to be zero

Copyright © 2003
by John Wiley \& Sons, Inc.

## Thyristor Converters: Inverter Mode



Figure 6-16 (a) Thyristor inverter with a dc voltage source. (b) $\mathbf{V}_{\mathrm{d}}$ versus $I_{d}$.

- Family of curves at various values of delay angle

Copyright © 2003
by John Wiley \& Sons, Inc.

## Thyristor Converters: Inverter Mode



Figure 6-17 Voltage across a thyristor in the inverter mode.

- Importance of extinction angle in inverter mode

Copyright © 2003
by John Wiley \& Sons, Inc.

## Thyristor Converters: Inverter Mode



Figure 6-18 Waveforms at inverter start-up.

- Waveforms at start-up


## 3-Phase Thyristor Converters


(a)

(b)

Figure 6-19 Three-phase thyristor converter with $L_{s}=0$ and a constant dc current.

- Two groups of three thyristors each


## 3-Phase Thyristor Converter Waveforms

(a)


Figure 6-20 Waveforms in the converter of Fig. 6-19.

- Zero ac-side inductance; purely dc current

Copyright © 2003
by John Wiley \& Sons, Inc.

## DC-side voltage waveforms assuming zero acside inductance



Figure 6-21 The dc-side voltage waveforms as a
function of $\alpha$ where $V_{d \alpha}=\mathrm{A} /(\pi / 3)$. (From ref. 2 with permission.)

Copyright © 2003
by John Wiley \& Sons, Inc.

## Input Line-Current Waveform



Figure 6-22 Line current in a three-phase thyristor converter of Fig. 6-19.

- Zero ac-side inductance


## Input line-current waveforms <br> assuming zero acside inductance



Figure 6-23 Line current as a function of $\alpha$. (With permission from ref. 2.)

## Three-Phase Thyristor Converter



Figure 6-24 Three-phase converter with $L_{s}$ and a constant dc current.

- AC-side inductance is included


## Current Commutation Waveforms

(a)

(b)


Figure 6-25 Commutation in the presence of $L_{s}$.

- Constant dc-side current

Copyright © 2003
by John Wiley \& Sons, Inc.

## Input Line-Current Waveform



Figure 6-26 Line current in the presence of $L_{s}$.

- Finite ac-side inductance


Figure 6-27 Normalized harmonic currents in the presence of $L_{s}$. (With permission from ref. 2).

- Finite ac-side inductance


## Input Line-Current Harmonics

Table 6-1 Typical and Idealized Harmonics

|  | $h$ | 5 | 7 | 11 | 13 | 17 | 19 | 23 | 25 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Typical | $I_{h} / I_{1}$ | 0.17 | 0.10 | 0.04 | 0.03 | 0.02 | 0.01 | 0.01 | 0.01 |
| Idealized | $I_{h} / I_{1}$ | 0.20 | 0.14 | 0.09 | 0.07 | 0.06 | 0.05 | 0.04 | 0.04 |

- Typical and idealized


## Three-Phase Thyristor Converter



Figure 6-28 A practical thyristor converter.

- Realistic load


## Thyristor Converter Waveforms



Figure 6-29 Waveforms in the converter of Fig. 6-28.

- Realistic load; continuous-conduction mode


## Thyristor Converter Waveforms



Figure 6-30 Waveforms in a discontinuous-current-conduction mode.

- Realistic load; discontinuous-conduction mode


## Thyristor Inverter



Figure 6-31 Inverter with a constant dc current.

- Constant dc current


## Thyristor Inverter Waveforms



Figure 6-32 Waveforms in the inverter of Fig. 6-31.

- Finite ac-side inductance


## Thyristor Inverter


(a)


Figure 6-33 (a) Thyristor inverter with a dc voltage source.
(b) $V_{d}$ versus $I_{d}$.

- Family of curves at various values of delay angle

Copyright © 2003
by John Wiley \& Sons, Inc.

## Thyristor Inverter Operation



Figure 6-34 Voltage across a thyristor in the inverter mode.

- Importance of extinction angle


## Thyristor Converters: Voltage Notching


(b)


Figure 6-35 Line notching in other equipment voltage: (a) circuit, (b) phase voltages, (c) line-to-line voltage $\boldsymbol{v}_{\boldsymbol{A}}$.

- Importance of external ac-side inductance


## Copyright © 2003

by John Wiley \& Sons, Inc.

## Limits on Notching and Distortion

Table 6-2 Line Notching and Distortion Limits for 460-V Systems

| Class | Line Notch Depth <br> $\rho(\%)$ | Line Notch Area <br> $(V \cdot \mu s)$ | Voltage Total <br> Harmonic Distortion |
| :--- | :---: | :---: | :---: |
| Special applications | 10 | 16,400 | $(\%)$ |
| General system | 20 | 22,800 | 3 |
| Dedicated system | 50 | 36,500 | 5 |

- Guidelines


## Thyristor Converter Representation



Single-phase full-bridge: $K_{1}=0.9, K_{2}=2$
Three-phase full-bridge: $K_{1}=1.35, K_{2}=3$
Figure 6-36 Summary of thyristor converter output voltage with a dc current $I_{d}$.

- Functional block diagram


## Chapter 7

## DC-DC Switch-Mode Converters

Chapter 7 dc-dc Switch-Mode Converters ..... 161
7-1 Introduction ..... 161
7-2 Control of dc-dc Converters ..... 162
7-3 Step-Down (Buck) Converter ..... 164
7-4 Step-Up (Boost) Converter ..... 172
7-5 Buck-Boost Converter ..... 178
7-6 Cúk dc-dc Converter ..... 184
7-7 Full Bridge dc-dc Converter ..... 188
7-8 dc-dc Converter Comparison ..... 195
Summary ..... 196
Problems ..... 197
References ..... 199

- dc-dc converters for switch-mode dc power supplies and dc-motor drives


## Block Diagram of DC-DC Converters



Figure 7-1 A dc-dc converter system.

- Functional block diagram


## Stepping Down a DC Voltage



(b)

Figure 7-2 Switch-mode dc-dc conversion.

- A simple approach that shows the evolution


## Pulse-Width Modulation in DC-DC Converters


(a)

(b)

Figure 7-3 Pulse-width modulator: (a) block diagram; (b) comparator signals.

- Role of PWM


## Step-Down DC-DC Converter



- Pulsating input to the low-pass filter


Figure 7-4 Step-down dc-dc converter.

## Step-Down DC-DC Converter: Waveforms



Figure 7-5 Step-down converter circuit states (assuming $i_{L}$ flows continuously): (a) switch on; (b) switch off.

- Steady state; inductor current flows continuously

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 7 DC-DC Switch-Mode
Converters

## Step-Down DC-DC Converter: Waveforms at the boundary of Cont./Discont. Conduction


(a)

(b)

Figure 7-6 Current at the boundary of continuous-discontinuous conduction: (a) current waveform; (b) $I_{L B}$ versus $D$ keeping $V_{d}$ constant.

- Critical current below which inductor current becomes discontinuous


## Step-Down DC-DC Converter: Discontinuous Conduction Mode



Figure 7-7 Discontinuous conduction in step-down converter.

- Steady state; inductor current discontinuous


## Step-Down DC-DC Converter: Limits of Cont./Discont. Conduction



Figure 7-8 Step-down converter characteristics keeping $V_{d}$ constant.

- The duty-ratio of 0.5 has the highest value of the critical current
Copyright © 2003
by John Wiley \& Sons, Inc.


## Step-Down DC-DC Converter: Limits of Cont./Discont. Conduction



Figure 7-9 Step-down converter characteristics keeping $V_{o}$ constant.

- Output voltage is kept constant


## Step-Down Conv.: Output Voltage Ripple




Figure 7-10 Output voltage ripple in a step-down converter.

- ESR is assumed to be zero


## Step-Up DC-DC Converter



Figure 7-11 Step-up dc-dc converter.

- Output voltage must be greater than the input


## Step-Up DC-DC Converter Waveforms



Figure 7-12 Continuous-conduction mode: (a) switch on; (b) switch off.

- Continuous current conduction mode


## Step-Up DC-DC Converter: Limits of Cont./Discont. Conduction



Figure 7-13 Step-up dc-dc converter at the boundary of continuous-discontinuous conduction.

- The output voltage is held constant


## Step-Up DC-DC Converter: Discont. Conduction



Figure 7-14 Step-up converter waveforms: $(a)$ at the boundary of continuousdiscontinuous conduction; (b) at discontinuous conduction.

- Occurs at light loads


## Step-Up DC-DC Converter: Limits of Cont./Discont. Conduction



Figure 7-15 Step-up converter characteristics keeping $V_{o}$ constant.

- The output voltage is held constant

Copyright © 2003
by John Wiley \& Sons, Inc.

## Step-Up DC-DC Converter: Effect of Parasitics



Figure 7-16 Effect of parasitic elements on voltage conversion ratio (step-up converter).

- The duty-ratio is generally limited before the parasitic effects become significant


## Step-Up DC-DC Converter Output Ripple



Figure 7-17 Step-up converter output voltage ripple.

- ESR is assumed to be zero


## Step-Down/Up DC-DC Converter



Figure 7-18 Buck-boost converter.

- The output voltage can be higher or lower than the input voltage


## Step-Up DC-DC Converter: Waveforms



Figure 7-19 Buck-boost converter $\left(i_{L}>0\right)$ : $(a)$ switch on; (b) switch off.

- Continuation conduction mode

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 7 DC-DC Switch-Mode
Converters

## Step-Up DC-DC Converter: Limits of Cont./Discont. Conduction



Figure 7-20 Buck-boost converter: boundary of continuous-discontinuous conduction.

- The output voltage is held constant


Figure 7-21 Buck-boost converter waveforms in a discontinuous-conduction mode.

- This occurs at light loads

Copyright © 2003
by John Wiley \& Sons, Inc.

## Step-Up DC-DC Converter: Limits of Cont./Discont. Conduction



Figure 7-22 Buck-boost converter characteristics keeping $V_{o}$ constant.

- The output voltage is held constant

Copyright © 2003
by John Wiley \& Sons, Inc.

## Step-Up DC-DC Converter: Effect of Parasitics



Figure 7-23 Effect of parasitic elements on the voltage conversion ratio in a buck-boost converter.

- The duty-ratio is limited to avoid these parasitic effects from becoming significant


## Step-Up DC-DC Converter: Output Voltage Ripple



Figure 7-24 Output voltage ripple in a buck-boost converter.

- ESR is assumed to be zero

Copyright © 2003 by John Wiley \& Sons, Inc.

## Cuk DC-DC Converter



Figure 7-25 Cúk converter.

- The output voltage can be higher or lower than the input voltage


## Cuk DC-DC Converter: Waveforms




- The capacitor voltage is assumed constant

Figure 7-26 Cúk converter waveforms: (a) switch off; (b) switch on.

## Converter for DC-Motor Drives




Figure 7-27 Full-bridge dc-dc converter.

- Four quadrant operation is possible


## Converter Waveforms

- Bi-polar voltage switching


Figure 7-28 PWM with bipolar voltage switching.

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 7 DC-DC Switch-Mode
Converters

## Converter Waveforms



Figure 7-29 PWM with unipolar voltage switching.

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 7 DC-DC Switch-Mode
Converters

## Output Ripple in Converters for DC-Motor Drives



Figure 7-30 $V_{r, \text { rms }}$ in a full-bridge converter using PWM:
(a) with bipolar voltage switching; (b) with unipolar voltage switching.

- bi-polar and uni-polar voltage switching


## Switch Utilization in DC-DC Converters



Figure 7-31 Switch utilization in dc-dc converters.

- It varies significantly in various converters


## Equivalent Circuits in DC-DC Converters



Figure 7-32 Converter equivalent circuits: (a) step-down; (b) step-up; (c) step-down/step-up; (d) Cúk; (e) full-bridge.

- replacing inductors and capacitors by current and voltage sources, respectively
Copyright © 2003
by John Wiley \& Sons, Inc.
Chapter 7 DC-DC Switch-Mode


## Reversing the Power Flow in DC-DC Conv.



Figure 7-33 Reversible power flow with reversible direction of the output current $i_{o}$.

- For power flow from right to left, the input current direction should also reverse


## Chapter 8

## Switch-Mode DC-AC Inverters

Chapter 8 Switch-Mode dc-ac Inverters: dc $\leftrightarrow$ Sinusoidal ac ..... 200
8-1 Introduction ..... 200
8-2 Basic Concepts of Switch-Mode Inverters ..... 202
8-3 Single-Phase Inverters ..... 211
8-4 Three-Phase Inverters ..... 225
8-5 Effect of Blanking Time on Output Voltage in PWM Inverters ..... 236
8-6 Other Inverter Switching Schemes ..... 239
8-7 Rectifier Mode of Operation ..... 243
Summary ..... 244
Problems ..... 246
References ..... 248

- converters for ac motor drives and uninterruptible power supplies


## Switch-Mode DC-AC Inverter



Figure 8-1 Switch-mode inverter in ac motor drive.

- Block diagram of a motor drive where the power flow is unidirectional


## Switch-Mode DC-AC Inverter



Figure 8-2 Switch-mode converters for motoring and regenerative braking in ac motor drive.

- Block diagram of a motor drive where the power flow can be bi-directional


## Switch-Mode DC-AC Inverter



Figure 8-3 Single-phase switch-mode inverter.

- Four quadrants of operation


## One Leg of a Switch-Mode DC-AC Inverter



Figure 8-4 One-leg switchmode inverter.

- The mid-point shown is fictitious


## Synthesis of a Sinusoidal Output by PWM


(c)

Figure 8-5 Pulse-width modulation.

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 8 Switch-Mode DC-
Sinusoidal AC Inverters

## Details of a Switching Time Period



Figure 8-6 Sinusoidal PWM.

- Control voltage can be assumed constant during a switching time-period


## Harmonics in the DC-AC Inverter Output Voltage

Table 8-1 Generalized Harmonics of $v_{A c}$ for a Large $m_{f}$.

|  | 0.2 | 0.4 | 0.6 | 0.8 | 1.0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 <br> Fundamental | 0.2 | 0.4 | 0.6 | 0.8 | 1.0 |
| $m_{f}$ | 1.242 | 1.15 | 1.006 | 0.818 | 0.601 |
| $m_{f} \pm 2$ | 0.016 | 0.061 | 0.131 | 0.220 | 0.318 |
| $m_{f} \pm 4$ |  |  |  |  | 0.018 |
| $2 m_{f} \pm 1$ | 0.190 | 0.326 | 0.370 | 0.314 | 0.181 |
| $2 m_{f} \pm 3$ |  | 0.024 | 0.071 | 0.139 | 0.212 |
| $\underline{2 m_{f} \pm 5}$ |  |  |  | 0.013 | 0.033 |
| $3 m_{f}$ | 0.335 | 0.123 | 0.083 | 0.171 | 0.113 |
| $3 m_{f} \pm 2$ | 0.044 | 0.139 | 0.203 | 0.176 | 0.062 |
| $3 m_{f} \pm 4$ |  | 0.012 | 0.047 | 0.104 | 0.157 |
| $3 m_{f} \pm 6$ |  |  |  | 0.016 | 0.044 |
| $4 m_{f} \pm 1$ | 0.163 | 0.157 | 0.008 | 0.105 | 0.068 |
| $4 m_{f} \pm 3$ | 0.012 | 0.070 | 0.132 | 0.115 | 0.009 |
| $4 m_{f} \pm 5$ |  |  | 0.034 | 0.084 | 0.119 |
| $4 m_{f} \pm 7$ |  |  |  | 0.017 | 0.050 |

- Harmonics appear around the carrier frequency and its multiples
Copyright © 2003
by John Wiley \& Sons, Inc.


## Harmonics due to Over-modulation



Figure 8-7 Harmonics due to overmodulation; drawn for $m_{a}=2.5$ and $m_{f}=15$.

- These are harmonics of the fundamental frequency


## Output voltage Fundamental as a Function



Figure 8-8 Voltage control by varying $m_{a}$.

- Shows the linear and the over-modulation regions; square-wave operation in the limit


## Square-Wave Mode of Operation



Figure 8-9 Square-wave switching.

- Harmonics are of the fundamental frequency


## Half-Bridge Inverter



Figure 8-10 Half-bridge inverter.

- Capacitors provide the mid-point


## Single-Phase Full-Bridge DC-AC Inverter



Figure 8-11 Single-phase full-bridge inverter.

- Consists of two inverter legs


## PWM to Synthesize Sinusoidal Output



Figure 8-12 PWM with bipolar voltage switching.

- The dotted curve is the desired output; also the fundamental frequency


## Analysis assuming Fictitious Filters



Figure 8-13 Inverter with "fictitious" filters.

- Small fictitious filters eliminate the switchingfrequency related ripple


## DC-Side Current




Figure 8-14 The dc-side current in a single-phase inverter with PWM bipolar voltage switching.

- Bi-Polar Voltage switching


## Output Waveforms: Uni-polar Voltage Switching



Figure 8-15 PWM with unipolar voltage switching (single phase).

## DC-Side Current in a Single-Phase Inverter



Figure 8-16 The dc-side current in a single-phase inverter with PWM unipolar voltage switching.

- Uni-polar voltage switching


## Sinusoidal Synthesis by Voltage Shift



Figure 8-17 Full-bridge, single-phase inverter control by voltage cancellation: (a) power circuit; (b) waveforms; (c) normalized fundamental and harmonic voltage output and total harmonic distortion as a function of $\alpha$.

- Phase shift allows voltage cancellation to synthesize a 1-Phase sinusoidal output


## Single-Phase Inverter



Figure 8-18 Single-phase inverter: (a) circuit; (b) fundamental-frequency components; (c) ripple frequency components; (d) fundamental-frequency phasor diagram.

- Analysis at the fundamental frequency


## Square-Wave and PWM Operation



Figure 8-19 Ripple in the inverter output: (a) square-wave switching; (b) PWM bipolar voltage switching.

- PWM results in much smaller ripple current


## Push-Pull Inverter



Figure 8-20 Push-pull inverter (single phase).

- Low Voltage to higher output using square-wave operation


## Three-Phase Inverter



Figure 8-21 Three-phase inverter.

- Three inverter legs; capacitor mid-point is fictitious


## ThreePhase PWM <br> Waveforms



Figure 8-22 Three-phase PWM waveforms and harmonic spectrum.

## Three-Phase Inverter Harmonics

Table 8-2 Generalized Harmonics of $v_{L L}$ for a Large and Odd $m_{f}$ That Is a Multiple of 3 .

|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $h$ | 0.2 | 0.4 | 0.6 | 0.8 | 1.0 |
| 1 | 0.122 | 0.245 | 0.367 | 0.490 | 0.612 |
| $m_{f} \pm 2$ | 0.010 | 0.037 | 0.080 | 0.135 | 0.195 |
| $m_{f} \pm 4$ |  |  |  | 0.005 | 0.011 |
| $2 m_{f} \pm 1$ | 0.116 | 0.200 | 0.227 | 0.192 | 0.111 |
| $2 m_{f} \pm 5$ |  |  |  | 0.008 | 0.020 |
| $3 m_{f} \pm 2$ | 0.027 | 0.085 | 0.124 | 0.108 | 0.038 |
| $3 m_{f} \pm 4$ |  | 0.007 | 0.029 | 0.064 | 0.096 |
| $4 m_{f} \pm 1$ | 0.100 | 0.096 | 0.005 | 0.064 | 0.042 |
| $4 m_{f} \pm 5$ |  |  | 0.021 | 0.051 | 0.073 |
| $4 m_{f} \pm 7$ |  |  |  | 0.010 | 0.030 |

Note: $\left(V_{L L}\right)_{h} / V_{d}$ are tabulated as a function of $m_{a}$ where $\left(V_{L L}\right)_{h}$ are the rms values of the harmonic voltages.


Figure 8-23 Three-phase inverter; $V_{L L_{1}}(\mathrm{rms}) / V_{d}$ as a function of $m_{a}$.

- Linear and over-modulation ranges

Copyright © 2003 by John Wiley \& Sons, Inc.

Chapter 8 Switch-Mode DC-
Sinusoidal AC Inverters

## Three-Phase Inverter: Square-Wave Mode



Figure 8-24 Square-wave inverter (three phase).

- Harmonics are of the fundamental frequency


## Three-Phase Inverter: Fundamental Frequency


(b)

Figure 8-25 Three-phase inverter: (a) circuit diagram; (b) phasor diagram (fundamental frequency).

- Analysis at the fundamental frequency can be done using phasors


## Square-Wave and PWM Operation



Figure 8-26 Phase-to-load-neutral variables of a three-phase inverter: (a) square wave; (b) PWM.

- PWM results in much smaller ripple current


## DC-Side Current in a Three-Phase Inverter



Figure 8-27 Input dc current in a three-phase inverter.

- The current consists of a dc component and the switching-frequency related harmonics


## Square-Wave Operation



Figure 8-28 Square-wave inverter: phase A waveforms.

- devices conducting are indicated


## PWM Operation

(a)

(b)

(c)


Figure 8-29 PWM inverter waveforms: load power factor angle $=30^{\circ}$ (lag).

- devices conducting are indicated


## Short-Circuit States in PWM Operation


(a)


Figure 8-30 Short-circuit states in a three-phase PWM inverter.

- top group or the bottom group results in short circuiting three terminals


## Effect of Blanking Time

- Results in nonlinearity


Figure 8-31 Effect of blanking time $t_{\Delta}$.

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 8 Switch-Mode DC-
Sinusoidal AC Inverters

## Effect of Blanking Time



Figure 8-32 Effect of $t_{\Delta}$ on $V_{o}$, where $\Delta V_{o}$ is defined as a voltage drop if positive.

- Voltage jump when the current reverses direction


## Effect of Blanking Time



Figure 8-33 Effect of $t_{\Delta}$ on the sinusoidal output.

- Effect on the output voltage


## Programmed Harmonic Elimination


(a)

(b)

Figure 8-34 Programmed harmonic elimination of fifth and seventh harmonics.

- Angles based on the desired output


## Tolerance-Band Current Control


(a)

(b)

Figure 8-35 Tolerance band current control.

- Results in a variable frequency operation

Copyright © 2003 by John Wiley \& Sons, Inc.

Chapter 8 Switch-Mode DC-
Sinusoidal AC Inverters

## Fixed-Frequency Operation



Figure 8-36 Fixed-frequency current control.

- Better control is possible using $d q$ analysis


## Transition from Inverter to Rectifier Mode



Figure 8-37 Operation modes: (a) circuit; (b) inverter mode; (c) rectifier mode; (d) constant $I_{A}$.

- Can analyze based on the fundamentalfrequency components


## Summary of DC-AC Inverters



Figure 8-38 Summary of inverter output voltages: (a) PWM operation ( $m_{a} \leq 1$ ); (b) square-wave operation.

- Functional representation in a block-diagram form


## Chapter 9

## Zero-Voltage or Zero-Current Switchings

Chapter 9 Resonant Converters: Zero-Voltage and/or Zero-Current Switchings ..... 249
9-1 Introduction ..... 249
9-2 Classification of Resonant Converters ..... 252
9-3 Basic Resonant Circuit Concepts ..... 253
9-4 Load-Resonant Converters ..... 258
9-5 Resonant-Switch Converters ..... 273
9-6 Zero-Voltage-Switching, Clamped-Voltage Topologies ..... 280
9-7 Resonant-dc-Link Inverters with Zero-Voltage Switchings ..... 287
9-8 High-Frequency-Link Integral-Half-Cycle Converters ..... 289
Summary ..... 291
Problems ..... 291
References ..... 295

- converters for soft switching


## One Inverter Leg



- The output current can be positive or negative


## Hard Switching Waveforms


(b)

Figure 9-2 Switch-mode inductive current switchings.

- The output current can be positive or negative


## Turn-on and Turn-off Snubbers



(b)

Figure 9-3 Dissipative snubbers: (a) snubber circuits; (b) switching loci with snubbers.

- Turn-off snubbers are used


## Switching Trajectories



Figure 9-4 Zero-voltage-/ zero-current-switching loci.

- Comparison of Hard versus soft switching


## Undamped Series-Resonant Circuit



Figure 9-5 Undamped series-resonant circuit; $i_{L}$ and $v_{c}$ are normalized: (a) circuit; (b) waveforms with $I_{L 0}=0.5, V_{c 0}=0.75$.

- The waveforms shown include initial conditions


## Series-Resonant Circuit with Capacitor-Parallel Load




Figure 9-6 Series-resonant circuit with capacitor-parallel load ( $i_{L}$ and $v_{c}$ are normalized): (a) circuit; (b) $\mathbf{V}_{c 0}=0, I_{L 0}=I_{o}=0.5$.

- The waveforms shown include initial conditions


## Impedance of a Series-Resonant Circuit



Figure 9-7 Frequency characteristics of a series-resonant circuit.

- The impedance is capacitive below the resonance frequency


## Undamped Parallel-Resonant Circuit



Figure 9-8 Undamped parallel-resonant circuit.

- Excited by a current source


## Impedance of a Parallel-Resonant Circuit



Figure 9-9 Frequency characteristics of a parallel-resonant circuit.

- The impedance is inductive at below the resonant frequency


## Series Load Resonant (SLR) Converter



Figure 9-10 SLR dc-dc converter: (a) half-bridge; (b) equivalent circuit.

- The transformer is ignored in this equivalent circuit


## SLR Converter Waveforms



Figure 9-11 SLR dc-dc converter; discontinuous-conduction mode with $\omega_{s}<\frac{1}{2} \omega_{0}$.

- The operating frequency is below one-half the resonance frequency


## SLR Converter Waveforms



Figure 9-12 SLR dc-dc converter; continuous-conduction mode with $\frac{1}{2} \omega_{0}<\omega_{s}<\omega_{0}$.

- The operating frequency is in between one-half the resonance frequency and the resonance frequency


## SLR Converter Waveforms



Figure 9-13 SLR dc-dc converter; continuous-conduction mode with $\omega_{s}>\omega_{0}$.

- The operating frequency is above the resonance frequency


## Lossless Snubbers in SLR Converters



Figure 9-14 Lossless snubbers in an SLR converter at $\omega_{s}>\omega_{0}$.

- The operating frequency is above the resonance frequency


## SLR Converter Characteristics



Figure 9-15 Steady-state characteristics of an SLR
dc-dc converter; all parameters are normalized.

- Output Current as a function of operating frequency for various values of the output voltage


## SLR Converter Control



Figure 9-16 Control of SLR dc-dc converter.

- The operating frequency is varied to regulate the output voltage


## Parallel Load Resonant (PLR) Converter


(a)


Figure 9-17 PLR dc-dc converter: (a) half-bridge; (b) equivalent circuit.

- The transformer is ignored in this equivalent circuit


## PLR Converter Waveforms



Figure 9-18 PLR dc-dc converter in a discontinuous mode.

- The current is in a discontinuous conduction mode


## PLR Converter Waveforms



Figure 9-19 PLR dc-dc converter in a continuous mode with $\omega_{s}<\omega_{0}$.

- The operating frequency is below the resonance frequency


## PLR Converter Waveforms



Figure 9-20 PLR dc-dc converter in a continuous mode with $\omega_{s}>\omega_{0}$.

- The operating frequency is above the resonance frequency


## PLR Converter Characteristics



Figure 9-21 Steady-state characteristics of a PLR dc-dc converter. All quantities are normalized.

- Output voltage as a function of operating frequency for various values of the output current


## Hybrid-Resonant DC-DC Converter



Figure 9-22 Hybrid-resonant $d c-d c$ converter.

- Combination of series and parallel resonance


## Parallel-Resonant Current-Source Converter



Figure 9-23 Basic circuit for current-source, parallel-resonant converter for induction heating: (a) basic circuit; (b) phasor diagram at $\omega_{s}=\omega_{0}$; (c) phasor diagram at $\omega_{s}>\omega_{0}$.

- Basic circuit to illustrate the operating principle at the fundamental frequency


## Parallel-Resonant Current-Source Converter



Figure 9-24 Current-source, parallel-resonant inverter for induction heating: (a) circuit; (b) waveforms.

- Using thyristors; for induction heating


Figure 9-25 Class E converter (optimum mode, $D=0.5$ ).

## Class-E Converters


(b)

Non-Optimum mode

Figure 9-26 Class E converter (nonoptimum mode).

## Resonant Switch Converters



Classifications


Figure 9-27 Resonant-switch converters: (a) ZCS dc-dc converter (step-down); (b) ZVS dc-dc converter (step-down); (c) ZVS-CV dc-dc converter (step-down).

## ZCS Resonant-Switch Converter



Figure 9-28 ZCS resonant-switch dc-dc converter.

- One possible implementation


## ZCS Resonant-Switch Converter



Figure 9-29 $v_{o i}$ waveform in a ZCS resonant-switch dc-dc converter.

- Waveforms; voltage is regulated by varying the switching frequency


## ZCS Resonant-Switch Converter



- A practical circuit

(c)

Figure 9-30 ZCS resonant-switch dc-dc converter; alternate configuration.

## ZVS Resonant-Switch Converter


(a)
(b)


- Serious limitations


Figure 9-31 ZVS resonant-switch dc-dc converter.

## ZVS Resonant-Switch Converter



Figure 9-32 The $v_{o i}$ waveform in a ZVS resonant-switch dc-dc converter.

- Waveforms


## MOSFET Internal Capacitances



Figure 9-33 Switch internal capacitances.

- These capacitances affect the MOSFET switching


Figure 9-34 ZVS-CV dc-dc converter.

- The inductor current must reverse direction during each switching cycle


## ZVS-CV DC-DC Converter


(a)

(b)

(c)


Figure 9-35 $\mathrm{ZVS}-\mathrm{CV}$ dc-dc converter; $T_{+}, T_{-}$off.

- One transition is shown


## ZVS-CV Principle Applied to DC-AC Inverters

- Very large ripple in the output current


Figure 9-36 ZVS-CV dc-to-ac inverter: (a) half-bridge; (b) square-wave mode; (c) current-regulated mode.

## Three-Phase ZVS-CV DC-AC Inverter



Figure 9-37 Three-phase, ZVS-CV dc-to-ac inverter.

- Very large ripple in the output current


## Output Regulation by Voltage Control



Figure 9-38 Voltage control by voltage cancellation: conventional switch-mode converter.

- Each pole operates at nearly $50 \%$ duty-ratio


## ZVS-CV with Voltage Cancellation



Figure 9-39 ZVS-CV full-bridge dc-dc converter: (a) circuit; (b) idealized switch-mode waveforms; (c) ZVS-CV waveforms.
by John Wiley \& Sons, Inc.

## Resonant DC-Link Inverter



- The dc-link voltage is made to oscillate


Figure 9-40 Resonant-dc-link inverter, basic concept: (a) basic circuit; (b) lossless $R_{l}=0 ;(c)$ losses are present.

## Three-Phase Resonant DC-Link Inverter



Figure 9-41 Three-phase resonant-dc-link inverter.

- Modifications have been proposed


## High-Frequency-Link Inverter


(a)


Figure 9-42 High-frequency-link integral-half-cycle inverter.

- Basic principle for selecting integral half-cycles of the high-frequency ac input

High-Frequency-Link Inverter
Cimmannan
$\qquad$
f"Mmmmmqw
$\qquad$

- Low-frequency ac output is synthesized by selecting integral half-cycles of the high-frequency ac input Copyright © 2003
by John Wiley \& Sons, In


## High-Frequency-Link Inverter



Figure 9-44 High-frequency ac to low-frequency three-phase ac converter.

- Shows how to implement such an inverter


## Chapter 10

## Switching DC Power Supplies

Chapter 10 Switching de Power Supplies ..... 301
10-1 Introduction ..... 301
10-2 Linear Power Supplies ..... 301
10-3 Overview of Switching Power Supplies ..... 302
$10-4 \mathrm{dc}-\mathrm{dc}$ Converters with Electrical Isolation ..... 304
10-5 Control of Switch-Mode dc Power Supplies ..... 322
10-6 Power Supply Protection ..... 341
10-7 Electrical Isolation in the Feedback Loop ..... 344
10-8 Designing to Meet the Power Supply Specifications ..... 346
Summary ..... 349
Problems ..... 349
References ..... 351

- One of the most important applications of power electronics


## Linear Power Supplies



Figure 10-1 Linear power supply: (a) schematic; (b) selection of transformer turns ratio so that $V_{d, \text { min }}>V_{o}$ by a small margin.

- Very poor efficiency and large weight and size


## Switching DC Power Supply: Block Diagram



Figure 10-2 Schematic of a switch-mode dc power supply.

- High efficiency and small weight and size


## Switching DC Power Supply: Multiple Outputs



Figure 10-3 Multiple outputs.

- In most applications, several dc voltages are required, possibly electrically isolated from each other


## Transformer Analysis



Figure 10-4 Transformer representation: (a) typical $B$ - $H$ loop of transformer core; (b) two-winding transformer; (c) equivalent circuit.

- Needed to discuss high-frequency isolated supplies


## PWM to Regulate Output



Figure 10-5 PWM Scheme used in dc-dc converters, where the converter output is rectified to produce a dc output.

- Basic principle is the same as discussed in Chapter 8


## Flyback Converter



Figure 10-6 Flyback converter.

- Derived from buck-boost; very power at small power (> 50 W ) power levels


## Flyback Converter


(a)

(b)

Figure 10-7 Flyback converter circuit states: (a) switch on; (b) switch off.

- Switch on and off states (assuming incomplete core demagnetization)


## Flyback Converter



Figure 10-8 Flyback converter waveforms.

- Switching waveforms (assuming incomplete core demagnetization)


## Other Flyback Converter Topologies


(b)

Figure 10-9 Other flyback topologies: (a) two-transistor flyback converter; (b) parallelled flyback converters.

- Not commonly used


## Forward Converter



## Figure 10-10 Idealized forward converter.

- Derived from Buck; idealized to assume that the transformer is ideal (not possible in practice)


## Forward Converter: in Practice


(b)

- Switching waveforms (assuming incomplete core demagnetization)


Figure 10-11 Practical forward converter.

## Forward Converter: Other Possible Topologies


(a)

(b)

Figure 10-12 Other topologies of forward converter: (a) two-switch forward converter; (b) parallelled forward converters.

- Two-switch Forward converter is very commonly used


## Push-Pull Inverter



Figure 10-13 Push-pull converter.

- Leakage inductances become a problem


## Half-Bridge Converter



Figure 10-14 Half-bridge dc-dc converter.

- Derived from Buck


## Full-Bridge Converter



Figure 10-15 Full-bridge converter.

- Used at higher power levels (> 0.5 kW )


## Current-Source Converter



Figure 10-16 Current source converter ( $D>0.5$ ).

- More rugged (no shoot-through) but both switches must not be open simultaneously


## Ferrite Core Material

CORE LOSS vS. FLUX DENSITY

HYSTERESIS CURVE

(a)

(b)

Figure 10-17 3 C 8 ferrite characteristic curves: (a) B-H loop; (b) core loss curves. (Courtesy of Ferroxcube Division of Amperex Electronic Corporation.)

- Several materials to choose from based on applications

Copyright © 2003 by John Wiley \& Sons, Inc.

Chapter 10 Switching
DC Power Supplies

## Core Utilization in Various Converter Topologies



Figure 10-18 Core excitation: (a) forward converter, $D=0.5$; (b) full-bridge converter, $D=0.5$.

- At high switching frequencies, core losses limit excursion of flux density


## Control to Regulate Voltage Output


(a)

(b)

Figure 10-19 Voltage regulation: (a) feedback control system; (b) linearized feedback control system.

- Linearized representation of the feedback control system
Copyright © 2003
by John Wiley \& Sons, Inc.
Chapter 10 Switching


## Forward Converter: An Example



$$
\begin{aligned}
V_{d} & =8 \mathrm{~V} \\
V_{o} & =5 \mathrm{~V} \\
r_{L} & =20 \mathrm{~m} \Omega \\
L & =5 \mu \mathrm{H} \\
r_{c} & =10 \mathrm{~m} \mathrm{\Omega} \\
C & =2,000 \mu \mathrm{~F} \\
R & =200 \mathrm{~m} \Omega \\
f_{s} & =200 \mathrm{kHz}
\end{aligned}
$$



Figure 10-20 Forward converter: (a) circuit; (b) switch on; (c) switch off.

- The switch and the diode are assumed to be ideal


## Forward Converter:Transfer Function Plots

- Example

considered earlier


Figure 10-21 (a) Gain plot of the forward converter in Fig. 10-20a. (b) Phase plot of the forward converter in Fig. 10-20a.

## Flyback Converter:Transfer Function Plots

- An example


Figure 10-22 (a) Gain plot for a flyback converter. (b) Phase plot for a flyback converter.

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 10 Switching
DC Power Supplies

## Linearizing the PWM Block



Figure 10-23 Pulse-width modulator.

- The transfer function is essentially a constant with zero phase shift


## Gain of the PWM IC



Figure 10-24 Pulse-width modulator transfer function.

- It is slope of the characteristic


## Typical Gain and Phase Plots of the OpenLoop Transfer Function



Figure 10-25 Gain and phase margins.

- Definitions of the crossover frequency, phase and gain margins


## A General Amplifier for Error Compensation



Figure 10-26 A general compensated error amplifier.

- Can be implemented using a single op-amp


## Type-2 Error Amplifier



Figure 10-27 Error amplifier.

- Shows phase boost at the crossover frequency


## Voltage Feed-Forward



Figure 10-28 Voltage feed-forward: effect on duty ratio.

- Makes converter immune from input voltage variations


## Voltage versus Current Mode Control


(a)


Figure 10-29 PWM duty ratio versus current-mode control: (a) PWM duty ratio control; (b) current-mode control.

- Regulating the output voltage is the objective in both modes of control


## Various Types of Current Mode Control


(a)


- Constant frequency, peakcurrent mode control is used most frequently

(c)

Figure 10-30 Three types of current-mode control: (a) tolerance band control; (b) constant-off-time control; (c) constant frequency with turnon at clock time.

## Peak Current Mode Control



Figure 10-31 Slope compensation in current-mode control ( $D_{2}$ is smaller for a higher input voltage with a constant $V_{o}$ ).

- Slope compensation is needed


## A Typical PWM Control IC <br> block diagram



## - Many safety control functions are built in



Figure 10-32 Pulse-width modulator UC1524A: (a) block diagram; (b) transfer function. (Courtesy of Unitrode Integrated Circuits Corp.)

## Current Limiting



(b)

Figure 10-33 Current limiting: (a) constant current limiting;
(b) foldback current limiting.

- Two options are shown


## Implementing Electrical Isolation in the Feedback Loop

- Two ways are shown

Copyright © 2003
by John Wiley \& Sons, Inc.

(a)

(b)

Figure 10-34 Electrical isolation in the feedback loop: (a) secondary-side control; (b) primary-side control.

Chapter 10 Switching
DC Power Supplies

## Implementing Electrical Isolation in the Feedback Loop



Figure 10-35 Isolated feedback generator UC1901. (Courtesy of Unitrode Integrated Circuits Corp.)

- A dedicated IC for this application is available


## Input Filter



## Figure 10-36 Input filter.

- Needed to comply with the EMI and harmonic limits


## ESR of the Output Capacitor



Figure 10-37 ESR in the output capacitor.

- ESR often dictates the peak-peak voltage ripple


## Chapter 11

## Power Conditioners and Uninterruptible Power Supplies

Chapter 11 Power Conditioners and Uninterruptible Power Supplies ..... 354
11-1 Introduction ..... 354
11-2 Power Line Disturbances ..... 354
11-3 Power Conditioners ..... 357
11-4 Uninterruptible Power Supplies (UPSs) ..... 358
Summary ..... 363
Problems ..... 363
References ..... 364

- Becoming more of a concern as utility de-regulation proceeds


## Distortion in the Input Voltage



Figure 11-1 Possible distortions in input voltage: (a) chopped voltage waveform; (b) distorted voltage waveform due to harmonics.

- The voltage supplied by the utility may not be sinusoidal


## Typical Voltage Tolerance Envelope for Computer Systems <br> 

Figure 11-2 Typical computer system voltage tolerance envelope. (Source: IEEE Std. 446, "Recommended Practice for Emergency and Standby Power Systems for Industrial and Commercial Applications.")

- This has been superceded by a more recent standard
Copyright © 2003
by John Wiley \& Sons, Inc.
Chapter 11 Power Conditioners and UPS


## Typical Range of Input Power Quality

Table 11-1 Typical Range of Input Power Quality and Load Parameters of Major
Computer Manufacturers

| Parameters $^{a}$ | Range or Maximum |
| :--- | :--- |
| 1. Voltage regulation, steady state | $+5,-10$ to $+10 \%,-15 \%$ (ANSI C84.1-1970 is $+6,-13 \%$ ) |
| 2. Voltage disturbances |  |
| a. Momentary undervoltage | -25 to $-30 \%$ for less than 0.5 s , with $-100 \%$ acceptable for |
|  | $4-20 \mathrm{~ms}$ |
| b. Transient overvoltage | +150 to $200 \%$ for less than 0.2 ms |
| 3. Voltage harmonic distortion ${ }^{b}$ | $3-5 \%$ (with linear load) |
| 4. Noise | No standard |
| 5. Frequency variation | $60 \mathrm{~Hz} \pm 0.5 \mathrm{~Hz}$ to $\pm 1 \mathrm{~Hz}$ |
| 6. Frequency rate of change | $1 \mathrm{~Hz} / \mathrm{s}$ (slew rate) |
| 7. $3 \phi$, Phase voltage unbalance ${ }^{c}$ | $2.5-5 \%$ |
| 8. $3 \phi$, Load unbalance ${ }^{d}$ | $5-20 \%$ maximum for any one phase |
| 9. Power factor | $0.8-0.9$ |
| 10. Load demand | $0.75-0.85$ (of connected load) |

${ }^{a}$ Parameters $1,2,5$, and 6 depend on the power source, while parameters 3,4 , and 7 are the product of an interaction of source and load, and parameters 8,9 , and 10 depend on the computer load alone.
${ }^{b}$ Computed as the sum of all harmonic voltages added vectorially.
${ }^{c}$ Computed as follows:

$$
\text { Percent phase voltage unbalance }=\frac{3\left(V_{\max }-V_{\min }\right)}{V_{a}+V_{b}+V_{c}} \times 100
$$

${ }^{d}$ Computed as difference from average single-phase load.
Source: IEEE Std. 446, "Recommended Practice for Emergency and Standby Power Systems for Industrial and Commercial Applications."

## Electronic Tap Changers



Figure 11-3 Electronic tap changer.

- Controls voltage magnitude by connecting the output to the appropriate transformer tap


## Uninterruptible Power Supplies (UPS)



Figure 11-4 A UPS block diagram.

- Block diagram; energy storage is shown to be in batteries but other means are being investigated


## UPS: Possible Rectifier Arrangements



Figure 11-5 Possible rectifier arrangements.

- The input normally supplies power to the load as well as charges the battery bank


## UPS: Another Possible Rectifier Arrangement



Figure 11-6 Rectifier consisting of a high-frequency isolation transformer.

- Consists of a high-frequency isolation transformer


## UPS: Another Possible Input Arrangement



Figure 11-7 A rectifier with a separate battery charger circuit.

- A separate small battery charger circuit


## Battery Charging Waveforms as Function of Time



Figure 11-8 Charging of a battery after a line outage causes battery discharge.

- Initially, a discharged battery is charged with a constant current


## UPS: Various Inverter Arrangements



Figure 11-9 Various inverter arrangements.

- Depends on applications, power ratings


## UPS: Control



Figure 11-10 Uninterruptible power supply control.

- Typically the load is highly nonlinear and the voltage output of the UPS must be as close to the desired sinusoidal reference as possible


## UPS Supplying Several Loads



Figure 11-11 A UPS supplying several loads.

- With higher power UPS supplying several loads, malfunction within one load should not disturb the other loads


## Another Possible UPS Arrangement



Figure 11-12 A UPS arrangement where the functions of battery charging and inverter are combined.

- Functions of battery charging and the inverter are combined


## UPS: Using the Line Voltage as Backup



Figure 11-13 Line as backup.

- Needs static transfer switches


## Chapter 12

## Introduction to Motor Drives

Chapter 12 Introduction to Motor Drives
12-1 Introduction ..... 367
12-2 Criteria for Selecting Drive Components ..... 368
Summary ..... 375
Problems ..... 376
References ..... 376

- Motor drives are one of the most important applications of power electronics367


## Control Structure of Drives



Figure 12-1 Control of motor drives.

- Very general description


## Servo Drives



Figure 12-2 Servo drives.

## - The basic structure is the same regardless of the drive that is selected

## An Example of Adjustable Speed Drives



Figure 12-3 Adjustable-speed drive in an air conditioning system.

- The speed of the drive response is not important here


## A Representation of the Load on a Drive




Figure 12-4 Load profile: (a) load-motion profile; (b) load-torque profile (assuming a purely inertial load).

- This cycle may repeat continuously


## Two Coupling Mechanisms



- Commonly used
(b)

Figure 12-5 Coupling mechanisms: (a) gear; (b) feed screw.

## Instantaneous Waveforms of Torque and Current



Figure 12-6 Motor torque and current.

- Their RMS values may determine the limit


## Simplified Circuit of a Drive



Figure 12-7 Simplified circuit of a motor drive.

- Allows discussion of various parameters and operating conditions on losses and ratings


## Control of Servo Drives


(b)

(b)

Figure 12-8 Control of servo drives: (a) inner current loop; (b) no inner current loop.

## - The structure is application dependent

Copyright © 2003 by John Wiley \& Sons, Inc.

Chapter 12 Introduction to
Motor Drives

## Limiters in the Control Structure



Figure 12-9 Ramp limiter to limit motor current.

- By providing ramp limiters, for example, drive can be prevented from "triping" under sudden changes


## Chapter 13

## DC-Motor Drives

Chapter 13 dc Motor Drives ..... 377
13-1 Introduction ..... 377
13-2 Equivalent Circuit of dc Motors ..... 377
13-3 Permanent-Magnet dc Motors ..... 380
13-4 dc Motors with a Separately Excited Field Winding ..... 381
13-5 Effect of Armature Current Waveform ..... 382
13-6 dc Servo Drives ..... 383
13-7 Adjustable-Speed dc Drives ..... 391
Summary ..... 396
Problems ..... 396
References ..... 398
-These drives continue to be used

## DC-Motor Structure


(a)

(b)

Figure 13-1 A dc motor: (a) permanent-magnet motor; (b) dc motor with a field winding.

- With permanent magnets or a wound field


## DC-Motor Equivalent Circuit



Figure 13-2 A dc motor equivalent circuit.

- The mechanical system can also be represented as an electrical circuit


## Four-Quadrant Operation of DC-Motor Drives



Figure 13-3 Four-quadrant operation of a dc motor.

- High performance drives may operate in all four quadrants


## DC-Motor Drive Torque-Speed Characteristics and Capabilities


(a)

(b)

(c)

Figure 13-4 Permanent-magnet dc motor: (a) equivalent circuit; (b) torque-speed characteristics: $V_{t 5}>V_{t 4}>V_{t 3}>V_{t 2}>V_{t 1}$, where $V_{t 4}$ is the rated voltage; (c) continuous torque-speed capability.

- With permanent magnets


## DC-Motor Drive Capabilities


(a)


Figure 13-5 Separately excited dc motor: (a) equivalent circuit;
(b) continuous torque-speed capability.

- Separately-Excited field


## Controlling Torque, Speed and Position



Figure 13-6 Closed-loop position/speed dc servo drive.

- Cascaded control is commonly used


## Small-Signal Representation of DC Machines



Figure 13-7 Block diagram representation of the motor and load (without any feedback).

- Around a steady state operating point


## Electrical Time-Constant of the DC Machine



Figure 13-8 Electrical time constant $\tau_{e}$; speed $\omega_{m}$ is assumed to be constant.

- The speed is assumed constant


## Mechanical Time-Constant of the DC Machine



Figure 13-9
Mechanical time constant $\tau_{m}$; load torque is assumed to be constant.

- The load-torque is assumed constant


## DC-Motor Drive: Four-Quadrant Capability




Figure 13-10 A dc motor servo drive; four-quadrant operation.

- If a diode-rectifier is used, the energy recovered during regenerative braking is dissipated in a resistor


## Ripple in the Armature Current



Figure 13-11 Ripple $i_{r}$ in the armature current: (a) PWM bipolar voltage switching, $V_{t}=0 ;(b)$ PWM unipolar voltage switching, $V_{t}=1 / 2 V_{d}$.

- Bi-polar and uni-polar voltage switchings


## Control of Servo Drives


(b)

Figure 13-12 Control of servo drives: (a) no internal current-control loop; (b) internal current-control loop.

- A concise coverage is presented in "Electric Drives: An Integrative Approach" by N. Mohan (www.MNPERE.com)


## Effect of Blanking Time



Figure 13-13 Effect of blanking time.

- Non-linearity is introduced


## Converters for Limited Operational Capabilities <br> 

(a)

(b)

Figure 13-14 (a) Two-quadrant operation; (b) single-quadrant operation.

- Two switches for 2-quadrant operation and only one switch for 1-quadrant operation


## Line-Controlled Converters for DC Drives



Figure 13-15 Line-frequency-controlled converters for dc motor drives: (a) single-phase input; (b) three-phase input.

- Large low-frequency ripple in the dc output of converters


## Four Quadrant Operation using Line Converters



Figure 13-16 Line-frequency-controlled converters for four-quadrant operation:
(a) back-to-back converters for four-quadrant operation (without circulating current);
(b) converter operation modes; (c) contactors for four-quadrant operation.

- Two options to achieve 4-quadrant operation


## Effect of Discontinuous Current Conduction



Figure 13-17 Effect of discontinuous $i_{a}$ on $\omega_{m}$.

- Speed goes up unless it is controlled


## Open-Loop Speed Control



Figure 13-18 Open-loop speed control.

- Adequate for general-purpose applications


## DC Drive Characteristics and Capabilities



- Line current in switch-mode and line-converter drives

Figure 13-19 Line current in adjustable-speed dc drives:
(a) drive capability; (b) switch-mode converter drive;
(c) line-frequency thyristor converter drive.

## Chapter 14

## Induction Motor Drives

Chapter 14 Induction Motor Drives ..... 399
14-1 Introduction ..... 399
14-2 Basic Principles of Induction Motor Operation ..... 400
14-3 Induction Motor Characteristics at Rated (Line) Frequency and Rated Voltage ..... 405
14-4 Speed Control by Varying Stator Frequency and Voltage ..... 406
14-5 Impact of Nonsinusoidal Excitation on Induction Motors ..... 415
14-6 Variable-Frequency Converter Clássifications ..... 418
14-7 Variable-Frequency PWM-VSI Drives ..... 419
14-8 Variable-Frequency Square-Wave VSI Drives ..... 425
14-9 Variable-Frequency CSI Drives ..... 426
14-10 Comparison of Variable-Frequency Drives ..... 427
14-11 Line-Frequency Variable-Voltage Drives ..... 428
14-12 Reduced Voltage Starting ("Soft Start") of Induction Motors ..... 430
14-13 Speed Control by Static Slip Power Recovery ..... 431
Summary ..... 432
Problems ..... 433
References ..... 434

- Extremely large potential as adjustable speed drives

Copyright © 2003 by John Wiley \& Sons, Inc.

Chapter 14 Induction
Motor Drives

## Pump Application: Adjustable Flow rate



Figure 14-1 Centrifugal pump: (a) constant-speed drive: (b) adjustable-speed drive.

- Fixed versus adjustable speed drive


## Per-Phase Representation


(a)


Figure 14-2 Per-phase representation: (a) equivalent circuit; (b) phasor diagram.

- Assuming sinusoidal steady state


## Important Relationships in an Induction Machine

Table 14-1 Important
Relationships

| $\omega_{s}$ | $=k_{7} f$ |
| ---: | :--- |
| $s$ | $=\frac{\omega_{s}-\omega_{r}}{\omega_{s}}$ |
| $f_{s l}$ | $=s f$ |
| $\% P_{r}$ | $=\frac{f_{s l}}{f-f_{s l}}$ |
| $V_{s}$ | $\simeq k_{3} \phi_{\mathrm{ag}} f$ |
| $I_{r}$ | $\simeq k_{s} \phi_{\mathrm{a} g} f_{s l}$ |
| $T_{\mathrm{em}}$ | $\simeq k_{6} \phi_{g}^{2} f_{s l}$ |
| $I_{m}$ | $=k_{8} \phi_{\mathrm{ag}} \quad$ from Eq. 14-5) |
| $I_{s}$ | $\simeq \sqrt{I_{m}^{2}+I_{r}^{2}}$ |

- Not necessary for our purposes to know the exact expressions for constants used here


## Torque-Speed Characteristics



Figure 14-3 A typical torque-speed characteristic; $V_{s}$ and $f$ are constant at their rated values.

- The linear part of the characteristic is utilized in adjustable speed drives


## Plot of Normalized Rotor Current



Figure 14-4 Plot of $I_{r}$ versus $f_{s i} ; V_{s}$ and $f$ are constant at their rated values.

- It increases with slip and slip frequency


## Acceleration Torque at Startup



Figure 14-5 Motor startup; $V_{s}$ and $f$ are constant at their rated values.

- Intersection represents the equilibrium point


## Torque Speed Characteristics at various Frequencies of Applied Voltage



Figure 14-6 Torque-speed characteristics at small slip with a constant $\phi_{\text {ag }}$; constant load torque.

- The air gap flux is kept constant


## Adjusting Speed of a Centrifugal Load



Figure 14-7 Centrifugal load torque; torque varies as the speed squared.

- The load torque is proportional to speed squared


## Frequency at Startup



Figure 14-8 Frequency at start-up.

- The torque is limited to limit current draw


## Increasing Speed at Startup



Figure 14-9 Ramping of frequency $f$ at start-up.

- The ramp rate of frequency depends on load inertia


## Phasor Diagram at Small Value of Slip Frequency



Figure 14-10 Phasor diagram at a small value of $f_{s l}$.

- The rotor branch is assumed to be purely resistive


## Voltage Boost to Keep Air Gap Flux at its Rated Value



Figure 14-11 Voltage boost required to keep $\phi_{\mathrm{ag}}$ constant.

- Depends on the torque loading of the machine


## Induction Motor Drive Capability Curves

- Mainly two regions


Figure 14-12 Induction motor characteristics and capabilities.
Copyright © 2003
by John Wiley \& Sons, Inc.
Motor Drives

## Generator Mode of Operation


(a)

(b)

Figure 14-13 Generation mode.

- Rotor speeds exceed the synchronous speed


## Regenerative Braking Mode to Slow Down



Figure 14-14 Braking (initial motor speed is $\omega_{r 0}$ and the applied frequency is instantaneously decreased from $f_{0}$ to $f_{1}$.

- Machine is made to go into the generator mode


## Per-Phase Equivalent Circuit at Harmonic Frequencies



Figure 14-15 Per-phase harmonic equivalent circuit.

- The magnetizing branch is ignored


## Torque Pulsations due to Harmonics


(a)

(b)

Figure 14-16 Torque pulsations: (a) seventh harmonic; (b) fifth harmonic.

- Rotations of fields due to the fifth and the seventh harmonics are in opposite directions


## Classification of Converter Systems



Figure 14-18 Classification of variable-frequency converters: (a) PWM-VSI with a diode rectifier; (b) square-wave VSI with a controlled rectifier; (c) CSI with a controlled rectifier.

- PWM-VSI is now most commonly use

Copyright © 2003 by John Wiley \& Sons, Inc.

Chapter 14 Induction
Motor Drives

PWM-VSI System

(a)

(b)

Figure 14-19 PWM-VSI: (a) schematic; (b) waveforms.

- Diode rectifier for unidirectional power flow


## PWM-VSI System



Figure 14-20 Electromagnetic braking in PWM-VSI: (a) dissipative braking; (b) regenerative braking.

- Options for recovered energy during regenerative braking


## General-Purpose Speed Controller



Figure 14-21 Speed control circuit. Motor speed is not measured.

- High dynamic performance is not the objective here
Copyright © 2003
by John Wiley \& Sons, Inc.
Chapter 14 Induction
Motor Drives


# Change in Switching Frequency based on the required Fundamental Frequency 



Figure 14-22 Switching frequency versus the fundamental frequency.

- Can be significant in large power ratings


## Field-Oriented Control



Figure 14-23 Field-oriented control for induction motor servo drive.

- A concise coverage is presented in "Advanced Electric Drives: Analysis, Control and Modeling using Simulink" by N. Mohan (www.MNPERE.com)

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 14 Induction
Motor Drives

## Square-Wave VSI Waveforms



Figure 14-24 Square-wave VSI waveforms.

- Large peak-peak ripple in currents


## CSI Drives



Figure 14-25 CSI drive: ( $a$ ) inverter; $(b)$ idealized phase waveforms.

- Mostly PWM-VSI drives are used


## Comparison of Three Types of Inverter Systems

Table 14-2 Comparison of Adjustable Frequency Drives

| Parameter | PWM | Square Wave | CSI |
| :--- | :---: | :---: | :---: |
| Input power factor | + | - | -- |
| Torque pulsations | ++ | - | - |
| Multimotor capability | + | + | - |
| Regeneration | - | - | ++ |
| Short-circuit protection | - | - | ++ |
| Open-circuit protection | + | + | - |
| Ability to handle undersized motor | + | + | - |
| Ability to handle oversized motor | - | - | - |
| Efficiency at low speeds | - | + | + |
| Size and weight | + | + | -- |
| Ride-through capability | + | - | - |

- PWM-VSI is by far the most commonly selected system now


## Speed Control by Adjusting the Stator Voltage


(a)

- Highly inefficient in most cases

(b)

Figure 14-26 Speed control by stator voltage control: (a) motor with a low value of $s_{\text {rated }}$, fan-type load; (b) motor with a large $s_{\text {rated }}$, constant-torque load.

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 14 Induction
Motor Drives

## Controlling the Stator Voltage Magnitude



Figure 14-27 Stator voltage control: (a) circuit; (b) waveforms.

- Results in distorted current and torque pulsations


## Torque-Speed Curves for Wound-Rotor Machines



Figure 14-28 Torque-speed curves for a wound-rotor induction motor.

- Highly energy-inefficient unless using energy recovery schemes


## Static Slip Recovery



Figure 14-29 Static slip recovery.

- Applications in very large power ratings where the speed is to be adjusted over a very limited range


## Chapter 15

## Synchronous Motor Drives

Chapter 15 Synchronous Motor Drives ..... 435
15-1 Introduction ..... 435
15-2 Basic Principles of Synchronous Motor Operation ..... 435
15-3 Synchronous Servomotor Drives with Sinusoidal Waveforms ..... 439
15-4 Synchronous Servomotor Drives with Trapezoidal Waveforms ..... 440
15-5 Load-Commutated Inverter Drives ..... 442
15-6 Cycloconverters ..... 445
Summary ..... 445
Problems ..... 446
References ..... 447

- A large variety of applications - higher efficiency


## Rotor Structure



Figure 15-1 Structure of synchronous motors: (a) permanent-magnet rotor (twopole); (b) salient-pole wound rotor (two-pole).

## - Permanent-magnet or wound with a field winding

## Per-Phase Representation



Figure 15-2 Per-phase representation: (a) phasor diagram; (b) equivalent circuit; (c) terminal voltage.

## - In sinusoidal steady state

## Phasor Diagram



Figure 15-3 Phasor diagram with


- Optimum operation


## Rotor Position



Figure 15-4 Measured rotor position $\theta$ at time $t$.

- Needs closed-loop operation knowing the rotor position


## Synchronous Motor Drive



Figure 15-5 Synchronous motor servo drive.

- Controller based on steady state operation


## Trapezoidal Waveform Synchronous Motor


(a)


Figure 15-6 Trapezoidal-waveform synchronous motor drive.

- used in applications where speed of response not critical

Copyright © 2003
by John Wiley \& Sons, Inc.
Chapter 15 Synchronous
Motor Drives

## Load-Commutated Inverter (LCI) Drive


(a)

(b)

Figure 15-7 An LCI drive: (a) circuit; (b) idealized waveforms.

- Used in very large power ratings


## LCI Drive Controller



Figure 15-8 An LCI drive controller.

- Line converter controls the dc-link current


## Three-Phase Cycloconverter

- Low-frequency ac output is synthesized

(a)


Figure 15-9 Three-phase cycloconverter.
Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 15 Synchronous
Motor Drives

## Chapter 16

## Residential and Industrial Applications

Chapter 16 Residential and Industrial Applications ..... 451
16-1 Introduction ..... 451
16-2 Residential Applications ..... 451
16-3 Industrial Applications ..... 455
Summary ..... 459
Problems ..... 459
References ..... 459

- Significant in energy conservation; productivity


## Improving Energy Efficiency of Heat Pumps



Figure 16-1 Load-proportional capacity-modulated heat pump.

- Used in one out of three new homes in the U.S.


## Loss Associated with ON/OFF Cycling



- The system efficiency is improved by $\sim 30$ percent


## Inductive Ballast of Fluorescent Lamps



Figure 16-3 Fluorescent lamp with an inductive ballast.

- Inductor is needed to limit current


## Rapid-Start Fluorescent Lamps



Figure 16-4 Conventional $60-\mathrm{Hz}$ rapid-start fluorescent lamp: (a) circuit schematic; (b) simplified schematic.

- Starting capacitor is needed


## Electronic Ballast for Fluorescent Lamps



Figure 16-5 High-frequency fluorescent lighting system:
(a) system block diagram; (b) ballast block diagram.

- Lamps operated at $\sim 40 \mathrm{kHz}$


## Induction Cooking



Figure 16-6 Induction cooking

- Pan is heated directly by circulating currents increases efficiency


## Industrial Induction Heating



Figure 16-7 Induction heating: (a) voltage-source series-resonant induction heating; (b) current-source parallel-resonant induction heating.

- Needs sinusoidal current at the desired frequency: two options

Copyright © 2003
by John Wiley \& Sons, Inc.

Chapter 16 Residential and Industrial Applications

## Welding Application



Figure 16-8 Welders with a $60-\mathrm{Hz}$ transformer: (a) controlled thyristor bridge; (b) series regulator; (c) step-down dc-dc converter.

## - Three options

## Switch-Mode Welders



Figure 16-9 Switch-mode welder.

- Can be made much lighter weight


## Integral Half-Cycle Controllers


(a)




Figure 16-10 Integral half-cycle controllers: (a) three-phase circuit; (b) per-phase circuit; (c) waveforms.

## - Used for heating

## Chapter 17

## Electric Utility Applications

Chapter 17 Electric Utility Applications ..... 460
17-1 Introduction ..... 460
17-2 High-voltage dc Transmission ..... 460
17-3 Static var Compensators ..... 471
17-4 Interconnection of Renewable Energy Sources and Energy Storage Systems to the Utility Grid ..... 475
17-5 Active Filters ..... 480
Summary ..... 480
Problems ..... 481
References ..... 482

- These applications are growing rapidly


## HVDC Transmission



Figure 17-1 A typical HVDC transmission system.

- There are many such systems all over the world


## HVDC Poles



Figure 17-2 Twelve-pulse converter arrangement.

- Each pole consists of 12-pulse converters


## HVDC Transmission: 12-Pulse Waveforms



Figure 17-3 Idealized waveforms assuming $L_{s}=0$.

- Idealized waveforms


## HVDC Transmission: Converters


(a)


- Inverter mode of operation
(b)


Figure 17-4 Inverter mode of operating (assuming $L_{s}=0$ ).

Copyright © 2003
by John Wiley \& Sons, Inc.

## Control of HVDC Transmission System


(a)

(b)

Figure 17-5 Control of HVDC system.

- Inverter is operated at the minimum extinction angle and the rectifier in the current-control mode


## HVDC Transmission: DC-Side Filters


(a)

## Tuned for the lowest ( $12^{\text {th }}$ harmonic) frequency

Figure 17-6 Filter for dc-side voltage harmonics: (a) dcside equivalent circuit; (b) high-pass filter impedance vs. frequency.

(b)

## HVDC Transmission: AC-Side Filters


(a)

## Tuned for the lowest ( $11^{\text {th }}$ and the $13^{\text {th }}$ harmonic) frequencies


(b)

Figure 17-7 The ac side filters and power factor correction capacitors: (a) per-phase equivalent circuit; (b) combined per-phase filter impedance vs. frequency.

## Effect of Reactive Power on Voltage Magnitude


(b)

(c)

Figure 17-8 Effect of $I_{p}$ and $I_{q}$ on $V_{t}$ : (a) equivalent circuit; (b) change in $I_{q}$; $(c)$ change in $I_{p}$.

- Illustration of the basic principle


## Thyristor-Controlled Inductor (TCI)



Figure 17-9 A TCI, basic principle: (a) per-phase TCI; (b) $0<\alpha<90^{\circ} ;(c) \alpha=120^{\circ}$; (d) $\alpha=135^{\circ}$.

- Increasing the delay angle reduces the reactive power drawn by the TCI


## Thyristor-Switched Capacitors (TSCs)



Figure 17-10 A TSC arrangement.

- Transient current at switching must be minimized


## Instantaneous VAR Controller (SATCOM)



Figure 17-11 Instantaneous var controller.

- Can be considered as a reactive current source


## Characteristics of Solar Cells



Figure 17-12 The $I-V$ characteristics of solar cells.
(Source: reference 10.)

- The maximum power point is at the knee of the characteristics


## Photovoltaic Interface



Figure 17-13 High-frequency photovoltaic interface.

- This scheme uses a thyristor inverter


## Harnessing of Wing Energy



Figure 17-14 Interconnection of wind/hydro generator.

- A switch-mode inverter may be needed on the wind generator side also


## Interface with 3-Phase Utility Grid


(a)

(b)

Figure 17-15 New topology, utility interface [12].

- Uses a thyristor inverter


## Interface of SMES



Figure 17-16 Superconductive energy storage inductor interconnection.

- Can be used for utility load leveling


## Active Filters for Harmonic Elimination



Figure 17-17 One-line diagram of an active filter.

- Active filters inject a nullifying current so that the current drawn from the utility is nearly sinusoidal


## Chapter 18

## Utility Interface

Chapter 18 Optimizing the Utility Interface with Power Electronic Systems ..... 483
18-1 Introduction ..... 483
18-2 Generation of Current Harmonics ..... 484
18-3 Current Harmonics and Power Factor ..... 485
18-4 Harmonic Standards and Recommended Practices ..... 485
18-5 Need for Improved Utility Interface ..... 487
18-6 Improved Single-Phase Utility Interface ..... 488
18-7 Improved Three-Phase Utility Interface ..... 498
18-8 Electromagnetic Interference ..... 500
Summary ..... 502
Problems ..... 503
References ..... 503

- Power quality has become an important issue


## Various Loads Supplied by the Utility Source



Figure 18-1 Utility interface.

- PCC is the point of common coupling


## Diode-Rectifier Bridge



- Bock diagram


## Typical Harmonics in the Input Current

Table 18-1 Typical Harmonics in a Single-Phase Input Current Waveform with No Line Filtering

| $h$ | 3 | 5 | 7 | 9 | 11 | 13 | 15 | 17 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left(\frac{I_{h}}{I_{1}}\right) \%$ | 73.2 | 36.6 | 8.1 | 5.7 | 4.1 | 2.9 | 0.8 | 0.4 |

- Single-phase diode-rectifier bridge


## Harmonic Guidelines: IEEE 519

Table 18-2 Harmonic Current Distortion $\left(I_{h} / I_{1}\right)$

| $I_{S C} / I_{1}$ | Odd Harmonic Order $h$ (\%) |  |  |  |  | Total Harmonic Distortion (\%) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $h<11$ | $11 \leq h<17$ | $17 \leq h<23$ | $23 \leq h<35$ | $35 \leq h$ |  |
| $<20$ | 4.0 | 2.0 | 1.5 | 0.6 | 0.3 | 5.0 |
| 20-50 | 7.0 | 3.5 | 2.5 | 1.0 | 0.5 | 8.0 |
| 50-100 | 10.0 | 4.5 | 4.0 | 1.5 | 0.7 | 12.0 |
| 100-1000 | 12.0 | 5.5 | 5.0 | 2.0 | 1.0 | 15.0 |
| >1000 | 15.0 | 7.0 | 6.0 | 2.5 | 1.4 | 20.0 |

Note: Harmonic current limits for nonlinear load connected to a public utility at the point of common coupling (PCC) with other loads at voltages of $2.4-69 \mathrm{kV}$. $I_{\mathrm{sc}}$ is the maximum short-circuit current at PCC. $I_{1}$ is the maximum fundamental-frequency load current at PCC. Even harmonics are limited to $25 \%$ of the odd harmonic limits above.
Source: Reference 1.

## - commonly used for specifying limits on the input current distortion

## Harmonic Guidelines: IEEE 519

Table 18-3 Harmonic Voltage Limits ( $V_{h} / V_{1}$ ) (\%) for Power Producers (Public Utilities or Cogenerators)

|  | $2.3-69 \mathrm{kV}$ | $69-138 \mathrm{kV}$ | $>138 \mathrm{KV}$ |
| :--- | :---: | :---: | :---: |
| Maximum for <br> individual harmonic | 3.0 | 1.5 | 1.0 |
| Total harmonic <br> distortion | 5.0 | 2.5 | 1.5 |

Note: This table lists the quality of the voltage that the power producer is required to furnish a user. It is based on the voltage level at which the user is supplied.
Source: Reference 1.

- Limits on distortion in the input voltage supplied by the utility


## Reducing the Input Current Distortion


(b)

Figure 18-3 Passive filters to improve $i_{s}$ waveform: (a) passive filter arrangement; (b) current waveform.

- use of passive filters

Copyright © 2003
by John Wiley \& Sons, Inc.

## Power-Factor-Correction (PFC) Circuit



Figure 18-4 Active harmonic filtering: (a) step-up converter for current shaping; (b) line waveforms; (c) $v_{s}$ and $i_{L}$.

- For meeting the harmonic guidelines


## Power-Factor-Correction (PFC) Circuit Control



Figure 18-5 Control block diagram.

- generating the switch on/off signals


## Power-Factor-Correction (PFC) Circuit



Figure 18-6 Constant-frequency control.

- Operation during each half-cycle


## Thyristor Converters for 4-Quadrant Operation



Figure 18-7 Back-to-back connected converters for bidirectional power flow.

- Two back-to-back connected 2-quadrant converters


## Switch-Mode Converter Interface



Figure 18-8 Switch-mode converter for the utility interface.

- Bi-directional power flow; unity PF is possible


## Switch-Mode Converter Interface



Figure 18-9 Rectification and inversion: (a) general phasor diagram; (b) rectification at unity power factor; (c) inversion at unity power factor.

- Rectifier and Inverter modes based on the direction of power flow


## Switch-Mode Converter Control



Figure 18-10 Control of the switch-mode interface.

- DC bus voltage is maintained at the reference value


## Switch-Mode Converter Interface


(a)


Figure 18-11 Waveforms in the circuit of Fig. 18-8 at unity power factor of operation: (a) phasor diagram; (b) circuit waveforms.

- Waveforms in the rectifier mode


## 3-Phase Switch-Mode Converter Interface



Figure 18-12 Three-phase, switch-mode converter.

- Rectifier and Inverter modes based on the direction of power flow


## EMI: Conducted Interefence



Figure 18-13 Conducted interference.

- Common and differential modes


## Switching Waveforms



Figure 18-14 Switching waveform.

- Typical rise and fall times


## Conducted EMI



Figure 18-15 The FCC and VDE standards for conducted EMI.

- Various Standards


## Conducted EMI



Figure 18-16 Filter for conducted EMI.

- Filter arrangement


# Review of Basic Semiconductor Physics 

## Current Flow and Conductivity

- Charge in volume $\mathrm{A} \square \mathrm{x}=\square \mathrm{Q}$
$=\mathrm{qn} A \square \mathrm{x}=\mathrm{qn} \mathrm{n}$ v $\square \mathrm{t}$
- Current density $\mathrm{J}=(\square \mathrm{Q} / \square \mathrm{t}) \mathrm{A}^{-1}$ $=\mathrm{qnv}$

- Metals - gold, platinum, silver, copper, etc.
- $\mathrm{n}=10^{23} \mathrm{~cm}^{-3} ; \square=10^{7}$ mhos -cm
- Insulators - silicon dioxide, silicon nitride, aluminum oxide
- $\mathrm{n}<10^{3} \mathrm{~cm}^{-3} ; ~ \square<10^{-10}$ mhos-cm
- Semiconductors - silicon, gallium arsenide, diamond, etc.
- $10^{8}<\mathrm{n}<10^{19} \mathrm{~cm}^{-3} ; 10^{-10}<\square<10^{4}$ mhos-cm


## Thermal Ionization

- Si atoms have thermal vibrations about equilibrium point.
- Small percentage of Si atoms have large enough vibrational energy to break covalent bond and liberate an electron.

neutral silicon atom


## Electrons and Holes

- $\mathrm{T}_{3}>\mathrm{T}_{2}>\mathrm{T}_{1}$
- Density of free electrons = n : Density of free holes $=\mathrm{p}$
- $\mathrm{p}=\mathrm{n}=\mathrm{n}_{\mathrm{i}}(\mathrm{T})=$ intrinsic carrier density.
- $\mathrm{n}_{\mathrm{i}}{ }^{2}(\mathrm{~T})=\mathrm{C} \exp \left(-\mathrm{q} \mathrm{E}_{\mathrm{g}} /(\mathrm{kT})\right)$
$=10^{20} \mathrm{~cm}^{-6}$ at $300^{\circ} \mathrm{K}$
- $\mathrm{T}=$ temp in ${ }^{\circ} \mathrm{K}$
- $\mathrm{k}=1.4 \times 10^{-23}$ joules $/{ }^{\circ} \mathrm{K}$
- $\mathrm{E}_{\mathrm{g}}=$ energy gap $=1.1 \mathrm{eV}$ in silicon
- $\mathrm{q}=1.6 \times 10^{-19}$ coulombs



## Doped Semiconductors

- Extrinsic (doped) semiconductors: $\mathrm{p}=\mathrm{p}_{\mathrm{o}} \neq \mathrm{n}=\mathrm{n}_{\mathrm{o}} \neq \mathrm{n}_{\mathrm{i}}$
- Carrier density estimates:
- Law of mass action $n_{0} p_{o}=n_{i}^{2}(T)$
- Charge neutrality $\mathrm{N}_{\mathrm{a}}+\mathrm{n}_{\mathrm{o}}=\mathrm{N}_{\mathrm{d}}+\mathrm{p}_{\mathrm{o}}$
- P-type silicon with $\mathrm{N}_{\mathrm{a}} \gg \mathrm{n}_{\mathrm{i}}$ : $\mathrm{p}_{\mathrm{o}} \approx \mathrm{N}_{\mathrm{a}}, \mathrm{n}_{\mathrm{o}} \approx \mathrm{n}_{\mathrm{i}}^{2} / \mathrm{N}_{\mathrm{a}}$


Copyright © by John Wiley \& Sons 2003

- N-type silicon with $\mathrm{N}_{\mathrm{d}} \gg \mathrm{n}_{\mathrm{i}}$ : $\mathrm{n}_{\mathrm{o}} \approx \mathrm{N}_{\mathrm{d},} \mathrm{p}_{\mathrm{o}} \approx \mathrm{n}_{\mathrm{i}}^{2} / \mathrm{N}_{\mathrm{d}}$



## Nonequilibrium and Recombination

- Thermal Equilibrium - Carrier generation $=$ Carrier recombination
- $\mathrm{n}=\mathrm{n}_{\mathrm{o}}$ and $\mathrm{p}=\mathrm{p}_{\mathrm{o}}$
- Nonequilibrium $-\mathrm{n}>\mathrm{n}_{\mathrm{o}}$ and $\mathrm{p}>\mathrm{p}_{\mathrm{o}}$
- $\mathrm{n}=\mathrm{n}_{\mathrm{o}}+\square \mathrm{n}$ and $\mathrm{p}=\mathrm{n}_{\mathrm{o}}+\square \mathrm{n} ; \square \mathrm{n}=$ excess carrier density
- Excess holes and excess electrons created in equal numbers by breaking of covalent bonds
- Generation mechanisms -light (photoelectric effect), injection, impact ionization
- Recombination - removal of excess holes and electrons
- Mechanisms - free electron captured by empty covalent bond (hole) or trapped by impurity or crystal imperfection
- Rate equation: $\mathrm{d}(\square \mathrm{n}) / \mathrm{dt}=-\square \mathrm{n} / \square$
- Solution $\square \mathrm{n}=\square \mathrm{n}(0) \mathrm{e}^{-\mathrm{t}} \square$


## Carrier Lifetimes

- $\overline{=}=$ excess carrier lifetime
- Usually assumed to be constant. Changes in two important situations.
- $\quad$ increases with temperature T
- $\square$ decreases at large excess carrier densities ; $\square=\square_{0} /\left[1+\left(\square \mathrm{n} / \mathrm{n}_{\mathrm{b}}\right)^{2}\right]$
- Control of carrier lifetime values.
- Switching time-on state loss tradeoff mandates good lifetime control.
- Control via use of impurities such as gold - lifetime killers.
- Control via electron irradiation - more uniform and better control.


## Current Flow

## Drift



- $\mathrm{J}_{\text {drift }}=\mathrm{q} \mu_{\mathrm{n}} \mathrm{n} \mathrm{E}+\mathrm{q} \mathrm{p} \mu_{\mathrm{p}} \mathrm{E}$
- $\mu_{\mathrm{n}}=1500 \mathrm{~cm}^{2} / \mathrm{V}$-sec for silicon at room temp. and $\mathrm{N}_{\mathrm{d}}<10^{15} \mathrm{~cm}^{-3}$
- $\mu_{\mathrm{p}}=500 \mathrm{~cm}^{2} / \mathrm{V}$-sec for silicon at room temp. and $\mathrm{N}_{\mathrm{a}}<10^{15} \mathrm{~cm}^{-3}$

Diffusion



- $\mathrm{J}_{\text {diff }}=\mathrm{J}_{\mathrm{n}}+\mathrm{J}_{\mathrm{p}}=\mathrm{q} \mathrm{D}_{\mathrm{n}} \mathrm{dn} / \mathrm{dx}-\mathrm{q} \mathrm{D}_{\mathrm{p}} \mathrm{dp} / \mathrm{dx}$
- $\mathrm{D}_{\mathrm{n}} / \nabla_{\mathrm{n}}=\mathrm{D}_{\mathrm{p}} / \square_{\mathrm{p}}=\mathrm{kT} / \mathrm{q}$; Einstein relation
- $\mathrm{D}=$ diffusion constant, $\square=$ carrier mobility
- Total current density $\mathrm{J}=\mathrm{J}_{\text {drift }}+\mathrm{J}_{\text {diff }}$


## PN Junction



## Formation of Space Charge Layer

- Diffusing electrons and holes leave the region near metallurgical junction depleted of free carriers (depletion region).
- Exposed ionized impurities form space charge layer.
- Electric field due to space charge opposes diffusion.



## Quantitative Description of Space Charge Region

- Assume step junction.

$$
\begin{gathered}
\frac{d^{2} \square}{d x^{2}}=-\frac{\square}{\square} \\
\square=-q N_{a} ; x<0 \\
\square=q N_{d} ; x>0 \\
E(x)=\frac{q N_{a}\left(x+x_{p}\right)}{\square} ;-x_{p}<x<0 \\
E(x)=\frac{q N_{d}\left(x-x_{n}\right)}{\square} ; 0<x<x_{n} \\
\square \\
\square_{c}=-\frac{\theta_{n}}{\square}(x) d x \\
-x_{p} \\
\square_{C}=-\frac{q N_{a} x_{p}^{2}+q N_{d} x_{n}^{2}}{2 \square}
\end{gathered}
$$



## Contact (Built-in, Junction) Potential

- In thermal equilibrium $\mathrm{J}_{\mathrm{n}}=\mathrm{q} \mu_{\mathrm{n}} \mathrm{n} \frac{\mathrm{d} \square}{\mathrm{dx}}+\mathrm{q} \mathrm{D}_{\mathrm{n}} \frac{\mathrm{dn}}{\mathrm{dx}}=0$

- $\square\left(x_{n}\right)-\square\left(x_{\mathrm{p}}\right)=\square_{\mathrm{c}}=\frac{\mathrm{kT}}{\mathrm{q}} \ln \underset{\mathrm{n}_{\mathrm{i}}^{2}}{\frac{\mathrm{~N}_{\mathrm{a}} N_{\mathrm{d}}}{}} ; ; \mathrm{\square}_{\mathrm{c}}=$ contact potential
- Example
- Room temperature $\mathrm{kT} / \mathrm{q}=0.025 \mathrm{eV}$
- $\mathrm{N}_{\mathrm{a}}=\mathrm{N}_{\mathrm{d}}=10^{16} \mathrm{~cm}^{-3} ; \mathrm{n}_{\mathrm{i}}^{2}=10^{20} \mathrm{~cm}^{-6}$
- $\mathrm{F}_{\mathrm{c}}=0.72 \mathrm{eV}$


## Reverse-Biased Step Junction

- Starting equations
- $\mathrm{W}(\mathrm{V})=\mathrm{x}_{\mathrm{n}}(\mathrm{V})+\mathrm{x}_{\mathrm{p}}(\mathrm{V})$
- $V+\square_{c}=-\frac{q N_{a} x_{p}{ }^{2}+q N_{d} x_{n}^{2}}{2 \square}$
- Charge neutrality $q N_{a} x_{p}=q N_{d} x_{n}$
- Solve equations simultaneously
- $\mathrm{W}(\mathrm{V})=\mathrm{W}_{\mathrm{o}} \sqrt{1+\mathrm{V} / \square_{\mathrm{c}}}$
- $w_{o}=\sqrt{\frac{2 \square_{c}\left(N_{a}+N_{d}\right)}{q N_{a} N_{d}}}$
- $E_{\max }=\frac{2 \square_{c}}{W_{o}} \sqrt{1+V / \square_{c}}$



## Forward-Biased PN Junction



- Forward bias favors diffusion over drift.
- Excess minority carrier injection into both p and n drift regions.
- Minority carrier diffusion lengths.
- $\mathrm{L}_{\mathrm{n}}=\left[\mathrm{D}_{\mathrm{n}} \mathrm{L}_{\mathrm{n}}\right]^{0.5}$
- $L_{p}=\left[D_{p} \square_{]}\right]^{0.5}$


## Ideal PN Junction I-V Characteristics

- Excess carriers in drift regions recombined and thus more must be constantly injected if the distributions $\mathrm{np}(\mathrm{x})$ and $\mathrm{pn}(\mathrm{x})$ are to be maintained.
- Constant injection of electrons and holes results in a current density J given by

$$
\begin{aligned}
& J=\frac{Q_{n}}{\square_{n}}+\frac{Q_{p}}{\square_{p}}=q n_{i}^{2} \frac{L_{n}}{-N_{a} \square_{n}}+\frac{L_{p}}{N_{d} \square_{p}}-\frac{Q_{D}}{\exp }\left(\frac{q V}{k T}\right)-1 \frac{B}{\square} \\
& J=J_{s} \frac{q}{\exp }\left(\frac{q V}{k T}\right)-1 \frac{G}{G} ; J_{s}=q n_{i}^{2} \frac{L_{n}}{-N_{a} \square_{n}}+\frac{L_{p}}{N_{d} \square_{p}} G
\end{aligned}
$$


forward bias

reverse bias

combined characteristic
v

## Reverse Saturation Current



Copyright © by John Wiley \& Sons 2003

- Carrier density gradient immediately adjacent to depletion region causes reverse saturation current to flow via diffusion.
- $\mathrm{J}_{\mathrm{s}}$ independent of reverse voltage V because carrier density gradient unaffected by applied voltage.
- $\mathrm{J}_{\mathrm{s}}$ extremely temperature sensitivity because of dependence on $n_{i}^{2}(T$.


## Impact Ionization

- $\mathrm{E} \geq \mathrm{E}_{\mathrm{BD}}$; free electron can acquire sufficient from the field between lattice collisions ( $\mathrm{t}_{\mathrm{c}} \approx$ $10^{-12} \mathrm{sec}$ ) to break covalent bond.
- Energy $=0.5 \mathrm{mv}^{2}=\mathrm{qE}_{\mathrm{g}} ; \mathrm{v}=\mathrm{qE}_{\mathrm{BD}} \mathrm{t}_{\mathrm{c}}$
- Solving for $\mathrm{E}_{\mathrm{BD}}$ gives

$$
E_{B D}=\sqrt{\frac{2 \mathrm{E}_{\mathrm{g}} \mathrm{~m}}{\mathrm{qt}_{\mathrm{c}}^{2}}}
$$



- Numerical evaluation
- $\mathrm{m}=10^{-27} \mathrm{grams}, \mathrm{E}_{\mathrm{g}}=1.1 \mathrm{eV}, \mathrm{t}_{\mathrm{c}}=10^{-12} \mathrm{sec}$.
- $\mathrm{E}_{\mathrm{BD}}=\sqrt{\frac{(2)(1.1)\left(10^{27}\right)}{\left(1.6 \times 10^{-19}\right)\left(10^{-24}\right)}}=3 \times 10^{5} \mathrm{~V} / \mathrm{cm}$
- Experimental estimates are $2-3.5 \times 10^{5} \mathrm{~V} / \mathrm{cm}$


## Lecture Notes

## Diodes for Power Electronic Applications

## OUTLINE

- PN junction power diode construction
- Breakdown voltage considerations
- On-state losses
- Switching characteristics
- Schottky diodes
- Modeling diode behavior with PSPICE


## Basic Structure of Power Semiconductor Diodes



## Breakdown Voltage Estimate - Step Junction

- Non-punch-through diode. Drift region length $W_{d}>W\left(\mathrm{BV}_{\mathrm{BD}}\right)=$ length of space charge region at breakdown.
- $\mathrm{W}(\mathrm{V})=\mathrm{W}_{\mathrm{O}} \sqrt{1+\mathrm{V} / \square_{\mathrm{c}}}$
- $w_{o}=\sqrt{\frac{2 \square_{c}\left(N_{a}+N_{d}\right)}{q N_{a} N_{d}}}$
- $E_{\text {max }}=\frac{2 \square_{c}}{W_{o}} \sqrt{1+V / \square_{c}}$
- Power diode at reverse breakdown:
$N_{a} \gg N_{d} ; E=E_{B D} ; V=B V_{B D}>\square_{C}$
- $\mathrm{w}^{2}\left(B V_{B D}\right)=\frac{\mathrm{w}_{\mathrm{O}}^{2} B V_{B D}}{\square_{\mathrm{c}}} ; \mathrm{w}_{\mathrm{O}}{ }^{2}=\frac{2 \square_{\mathrm{c}}}{\mathrm{q} \mathrm{N}_{\mathrm{d}}}$
- Conclusions

- Solve for $W\left(B V_{B D}\right)$ and $B V_{B D}$ to obtain (put in Si values)
$B V_{B D}=\frac{\square E_{B D}^{2}}{2 q N_{d}}=\frac{1.3 \times 10^{17}}{N_{d}} ;[V]$ $W\left(B V_{B D}\right)=\frac{2 B V_{B D}}{E_{B D}}=10^{-5} B V_{B D} ;[\mu \mathrm{m}]$

1. Large $B V_{B D}\left(1 O^{3} V\right)$ requires $N_{d}<10^{15} \mathrm{~cm}^{-3}$
2. Large $B V_{B D}\left(1 O^{3} \vee\right)$ requires $N^{-}$drift region $>100 \mu \mathrm{~m}$

## Breakdown Voltage - Punch-Through Step Junction

- Punch-through step junction $-\mathrm{W}\left(\mathrm{BV}_{\mathrm{BD}}\right)>\mathrm{W}_{\mathrm{d}}$

- $\mathrm{E}_{1}=\frac{\mathrm{q} \mathrm{N}_{\mathrm{d}} \mathrm{W}_{\mathrm{d}}}{\square} ; \mathrm{V}_{1}=\frac{\mathrm{q} \mathrm{N}_{\mathrm{d}} \mathrm{W}_{\mathrm{d}}{ }^{2}}{2 \square}$
- $\mathrm{V}_{2}=\mathrm{E}_{2} \mathrm{~W}_{\mathrm{d}}$
- At breakdown:
- $V_{1}+V_{2}=B V_{B D}$
- $E_{1}+E_{2}=E_{B D}$
- $B V_{B D}=E_{B D} W_{d}-\frac{q N_{d} W_{d}^{2}}{2 \square}$
- If $N_{d} \ll \frac{\square(E B D)^{2}}{2 q\left(B V_{B D}\right)}$ (required
value of $N_{d}$ for non-punch-thru diode), then
- $\quad B V_{B D} \approx E_{B D} W_{d}$ and
- $W_{d}$ (Punch-thru)
$\approx 0.5 \mathrm{~W}_{\mathrm{d}}$ (non-punch-thru)


## Effect of Space Charge Layer Curvature



- If radius of curvature is comparable to depletion layer thickness, electric field becomes spatially nonuniform.
- Spatially nonuniform electric field reduces breakdown voltage.
- $\mathrm{R}>6 \mathrm{~W}\left(\mathrm{BV}_{\mathrm{BD}}\right)$ in order to limit breakdown voltage reduction to $10 \%$ or less.
- Not feasible to keep R large if $\mathrm{BV}_{\mathrm{BD}}$ is to be large ( $>1000 \mathrm{~V}$ ).


## Control of Space Charge Layer Boundary Contour



- Electrically isolated conductors (field plates) act as equipotential surfaces.
- Correct placement can force depletion layer boundary to have larger radius of curvature and t;hus minimize field crowding.


## Surface Contouring to Minimize Field Crowding



- Large area diodes have depletion layers that contact Si surface.
- Difference in dielectric constant of Si and air causes field crowding at surface.
- Electric fields fringing out into air attract impurities to surface that can lower breakdown voltage.


## Conductivity Modulation of Drift Region



- Forward bias injects holes into drift region from $\mathrm{P}^{+}$layer. Electrons attracted into drift region from $\mathrm{N}^{+}$ layer. So-called double injection.
- If $\mathrm{W}_{\mathrm{d}} \leq$ high level diffusion length $\mathrm{L}_{\mathrm{a}}$, carrier distributions quite flat with $\mathrm{p}(\mathrm{x})$ $\approx \mathrm{n}(\mathrm{x}) \approx \mathrm{n}_{\mathrm{a}}$.
- For $\mathrm{n}_{\mathrm{a}} \gg$ drift region doping $\mathrm{N}_{\mathrm{d}}$, the resistance of the drift region will be quite small. So-called conductivity modulation.
- On-state losses greatly reduced below those estimated on basis of drift region low-level $\left(\mathrm{N}_{\mathrm{d}}\right)$ ohmic conductivity.


## Drift Region On-State Voltage Estimate

- $I_{F}=\frac{Q_{F}}{\square}=\frac{q A W_{d} n_{a}}{\square}$; Current needed to maintain stored charge $\mathrm{Q}_{\mathrm{F}}$.
- $\mathrm{I}_{\mathrm{F}}=\frac{\mathrm{q}\left[\mu_{\mathrm{n}}+\mu_{\mathrm{p}}\right] \mathrm{n}_{\mathrm{a}} \mathrm{A} \mathrm{V}_{\mathrm{d}}}{\mathrm{W}_{\mathrm{d}}}$; Ohm's Law $(J=\square E)$
- $\mathrm{V}_{\mathrm{d}}=\frac{\mathrm{W}_{\mathrm{d}}{ }^{2}}{\left[\mu_{\mathrm{n}}+\mu_{\mathrm{p}}\right] \square}$; Equate above two equations and solve for $\mathrm{V}_{\mathrm{d}}$

- Conclusion: long lifetime $\square$ minimizes $\mathrm{V}_{\mathrm{d}}$.


## Diode On-State Voltage at Large Forward Currents

- $\mu_{\mathrm{n}}+\mu_{\mathrm{p}}=\frac{\mu_{\mathrm{o}}}{1+\frac{\mathrm{n}_{\mathrm{a}}}{\mathrm{n}_{\mathrm{b}}}} \quad ; \quad \mathrm{n}_{\mathrm{b}} \approx 10^{17} \mathrm{~cm}^{-3}$.
- Mobility reduction due to increased carrier-carrier scattering at large $\mathrm{n}_{\mathrm{a}}$.
- $I_{F}=\frac{q n_{a} A V_{d}}{W_{d}} \frac{\mu_{o}}{1+\frac{n_{a}}{n_{b}}}$; Ohms Law
with density-dependent mobility.
- Invert Ohm's Law equation to find $\mathrm{V}_{\mathrm{d}}$ as function $\mathrm{I}_{\mathrm{F}}$ assuming $\mathrm{n}_{\mathrm{a}} \gg \mathrm{n}_{\mathrm{b}}$.

- $\mathrm{V}_{\mathrm{d}}=\frac{\mathrm{l}_{\mathrm{f}} \mathrm{W}_{\mathrm{d}}}{\mathrm{q} \mu_{\mathrm{o}} \mathrm{n}_{\mathrm{b}} \mathrm{A}}$
- $\mathrm{V}_{\mathrm{d}}=\mathrm{I}_{\mathrm{F}} \mathrm{R}_{\mathrm{on}}$
- $\mathrm{V}=\mathrm{V}_{\mathrm{j}}+\mathrm{V}_{\mathrm{d}}$


## Diode Switching Waveforms in Power Circuits



- $\frac{\mathrm{di}_{\mathrm{F}}}{\mathrm{dt}}$ and $\frac{\mathrm{di}_{\mathrm{R}}}{\mathrm{dt}}$ determined by external circuit.

Inductances or power semiconductor devices.

## Diode Internal Behavior During Turn-on



## Diode Internal Behavior During Turn-off



- $R_{d}$ increases as excess carriers are removed via recombination and carrier sweep- out (negative current).
- $V_{r}=I_{r r} R_{d}+\frac{d i_{R}}{d t}$
- Insufficient excess carriers remain to support $I_{r r}$, so $\mathrm{P}^{+} \mathrm{N}^{-}$junction becomes reverse-biased and current decreases to zero.
- Voltage drops from $V_{r r}$ to $V_{R}$ as current decreases to zero. Negative current integrated over its time duration removes a total charge $\mathrm{Q}_{\mathrm{r}}$.


## Factors Effecting Reverse Recovery Time

- $I_{r r}=\frac{\mathrm{di}_{\mathrm{R}}}{\mathrm{dt}} \mathrm{t}_{4}=\frac{\mathrm{di}_{\mathrm{R}} \mathrm{t}_{\mathrm{rr}}}{\mathrm{dt}(\mathrm{S}+1)}$; Defined on switching waveform diagram
- $\mathrm{Q}_{\mathrm{rr}}=\frac{\mathrm{I}_{\mathrm{rr}} \mathrm{t}_{\mathrm{rr}}}{2}=\frac{\mathrm{di}_{\mathrm{R}}}{\mathrm{dt}} \frac{\mathrm{t}_{\mathrm{rr}}{ }^{2}}{2(\mathrm{~S}+1)}$; Defined on waveform diagram
- Inverting $\mathrm{Q}_{\mathrm{rr}}$ equation to solve for $\mathrm{t}_{\mathrm{rr}}$ yields $t_{r r}=\sqrt{\frac{2 Q_{r r}(S+1)}{\frac{d_{R}}{d t}}}$ and $I_{r r}=\sqrt{\frac{2 Q_{r r} \frac{\mathrm{di}_{R}}{d t}}{(S+1)}}$
- If stored charge removed mostly by sweep-out $\mathrm{Q}_{\mathrm{rr}} \approx \mathrm{Q}_{\mathrm{F}} \approx \mathrm{I}_{\mathrm{F}} \square$
- Using this in eqs. for $I_{r r}$ and $t_{r r}$ and assuming $S+1 \approx 1$ gives
$t_{r r}=\sqrt{\frac{2 \mathrm{I}_{\mathrm{F}} \square}{\frac{\mathrm{d}_{\mathrm{R}}}{\mathrm{dt}}}}$ and
$I_{r r}=\sqrt{2 I_{F} \square \frac{\mathrm{dim}_{R}}{d t}}$


## Carrier Lifetime-Breakdown Voltage Tradeoffs

- Low on-state losses require
$L=\sqrt{D} \square=\sqrt{\frac{k T}{q\left[\mu_{\mathrm{n}}+\mu_{\mathrm{p}}\right]}} \square$
$\mathrm{L}=\mathrm{W}_{\mathrm{d}} \geq \mathrm{W}(\mathrm{V})=10^{-5} \mathrm{BV}_{\mathrm{BD}}$
- Solving for the lifetime yields

$$
\mathrm{Z}=\frac{\mathrm{W}_{\mathrm{d}}^{2}}{(\mathrm{kT} / \mathrm{q})\left[\mu_{\mathrm{n}}+\mu_{\mathrm{p}}\right]}=4 \times 10^{-12}\left(\mathrm{BV}_{\mathrm{BD}}\right)^{2}
$$

- Substituting for $\square$ in $I_{r r}$ and $t_{r r}$ equations gives
- $t_{r r}=2.8 \times 10^{-6} B V_{B D} \sqrt{\frac{\mathrm{I}_{\mathrm{F}}}{\left(\mathrm{di}_{\mathrm{R}} / \mathrm{dt}\right)}}$
- $I_{r r}=2.8 \times 10^{-6} \mathrm{BV}_{\mathrm{BD}} \sqrt{\mathrm{I}_{\mathrm{F}} \frac{\mathrm{diR}}{\mathrm{dt}}}$

Conclusions

1. Higher breakdown voltages require larger lifetimes if low on-state losses are to be maintained.
2. High breakdown voltage devices slower than low breakdown voltage devices.
3. Turn-off times shortened by large $\frac{d i_{R}}{d t}$ but $I_{r r}$ is increased.

## Schottky Diodes

Characteristics

- $\mathrm{V}(\mathrm{on})=0.3-0.5$ volts.
- Breakdown voltages < 100-200 volts.
- Majority carrier device - no stored charge.
- Fast switching because of lack of stored charge.



## Physics of Schottky Diode Operation

- Electrons diffuse from Si to Al because electrons have larger average energy in silicon compared to aluminum.
- Depletion layer and thus potential barrier set up. Gives rise to rectifying contact.
- No hole injection into silicon. No source of holes in aluminum. Thus diode is a majority carrier device.
- Reverse saturation current much larger than in pn junction diode. This leads to smaller V(on) (0.30.5 volts)


## Schottky Diode Breakdown Voltage

- Breakdown voltage limited to $100-200$ volts.
- Narrow depletion region widths because of heavier drift region doping needed for low on-state losses.
- Small radius of curvature of depletion region where metallization ends on surface of silicon. Guard rings help to mitigate this problem.
- Depletion layer forms right at silicon surface where maximum field needed for breakdown is less because of imperfections, contaminants.



## Schottky Diode Switching Waveforms

- Schottky diodes switch much faster than pn junction diodes. No minority carrier storage.
- Foreward voltage overshoot $\mathrm{V}_{\mathrm{FP}}$ much smaller in Schottky diodes. Drift region ohmic resistance $R_{\square}$.
- Reverse recovery time $t_{r r}$ much smaller in Schottky diodes. No minority carrier storage.
- Reverse recovery current $I_{r r}$ comparable to pn junction diodes. space charge capacitance in Schottky diode larger than in pn junction diode becasue of narrower depletion layer widths resulting from heavier dopings.


## Ohmic Contacts

- Electrons diffuse from Al into ptype Si becasue electrons in AI have higher average energy.
- Electrons in p-type Si form an accumulation layer of greatly enhanced conductivity.
- Contact potential and rectifying junction completely masked by enhanced conductivity. So-called ohmic contact.
- In $\mathrm{N}^{+}$Si depletion layer is very narrow and electric fields approach impact ionization values. Small voltages move electrons across barrier easily becasue quantum mechanical tunneling occurs.


## PN Vs Schottkys at Large BVBD

- Minority carrier drift region relationships
- $\mathrm{I}_{\mathrm{F}} \approx \frac{\mathrm{q}\left[\mu_{\mathrm{n}}+\mu_{\mathrm{p}}\right] \mathrm{n}_{\mathrm{a}} \mathrm{A} \mathrm{V}_{\mathrm{d}}}{\mathrm{W}_{\mathrm{d}}}$
- Maximum practical value of $\mathrm{n}_{\mathrm{a}}=10^{17}$ $\mathrm{cm}^{-3}$ and corresponding to $\mu_{\mathrm{n}}+\mu_{\mathrm{p}}=900 \mathrm{~cm}^{2} /(\mathrm{V}-\mathrm{sec})$
- Desired breakdown voltage requires

$$
\begin{aligned}
\mathrm{W}_{\mathrm{d}} & \geq 10^{-5} \mathrm{BV}_{\mathrm{BD}} \\
\frac{\mathrm{I}_{\mathrm{F}}}{\mathrm{~A}} & =1.4 \times 10^{6} \frac{\mathrm{Vd}}{\mathrm{BV}}
\end{aligned}
$$

- Majority carrier drift region relationships
- $\mathrm{I}_{\mathrm{F}} \approx \frac{\mathrm{q}\left[\mu_{\mathrm{n}}+\mu_{\mathrm{p}}\right] \mathrm{N}_{\mathrm{d}} A \mathrm{~V}_{\mathrm{d}}}{\mathrm{W}_{\mathrm{d}}}$
- Desired breakdown voltage

$$
\begin{aligned}
& \text { requires } N_{d}=\frac{1.3 \times 10^{17}}{B V_{B D}} \text { and } \\
& \mathrm{W}_{\mathrm{d}} \geq 10^{-5} \mathrm{BV}_{\mathrm{BD}}
\end{aligned}
$$

- Large $\mathrm{BV}_{\mathrm{BD}}(1000 \mathrm{~V})$ requires $\mathrm{N}_{\mathrm{d}}$
$=10^{14} \mathrm{~cm}^{-3}$ where $\mu_{\mathrm{n}}+\mu_{\mathrm{p}}=$ $1500 \mathrm{~cm}^{2} /(\mathrm{V}-\mathrm{sec})$
- $\frac{\mathrm{I}_{\mathrm{F}}}{\mathrm{A}} \approx 3.1 \times 10^{6} \frac{\mathrm{~V}_{\mathrm{d}}}{\left[\mathrm{BV}_{\mathrm{BD}}\right]^{2}}$
- Conclusion: Minority carrier devices have lower on-state losses at large $B V_{B D}$.


## PSPICE Built-in Diode Model

- Circuit diagram

- Components
- $\quad \mathrm{C}_{\mathrm{j}}$ - nonlinear space-charge capacitance
- $\quad \mathrm{C}_{\mathrm{d}}$ - diffusion capacitance. Caused by excess carriers. Based on quasi-static description of stored charge in drift region of diode.
- Current source $\mathrm{i}_{\mathrm{dc}}\left(\mathrm{v}_{\mathrm{j}}\right)$ models the exponential I-V characteristic.
- $\quad R_{S}$ accounts for parasitic ohmic losses at high currents.


## Stored Charge in Diode Drift Region - Actual Versus Quasi-static Approximation





- One dimensional diagram of a power diode.
- Quasistatic view of decay of excess carrier distribution during diode turn-off.
$\mathrm{n}(\mathrm{x}, \mathrm{t})=\mathrm{n}(\mathrm{x}=0, \mathrm{t}) \mathrm{f}(\mathrm{x})$
- Redistribution of excess carriers via diffusion ignored. Equ;ivalent to carriers moving with inifinte velocity.
- Actual behavior of stored charge distribution during turn-off.


## Example of Faulty Simulation Using Built-in Pspice Diode Model



- Test circuit example - step-down converter.
- PSPICE diode model parameters - (TT=100ns

Cjo=100pF Rs=. $004 \mathrm{Is}=20 \mathrm{fA}$ )


- Diode voltage transient

- Diode current transient.


## Improved (lumped-charge) Diode Model

- More accurately model distributed nature of excess carrier distribution by dividing it into several regions, each described by a quasi-static function. Termed the lumped-charge approach.

- Circuit diagram of improved diode model. Circuit written in terms of physical equations of the lumped-charge model.
- Detailed equations of model given in subcircuit listing.
- Many other even better (but more complicated models available in technical literature..


## Details of Lumped-Charge Model

## Subcircuit Listing

.Subckt DMODIFY 19 Params: Is $1=1 \mathrm{e}-6$, Ise $=1 \mathrm{e}-40$, Tau $=100 \mathrm{~ns}$,
$+\mathrm{Tm}=100 \mathrm{~ns}, \mathrm{Rmo}=\mathrm{Rs}=.001, \mathrm{Vta}=.0259, \mathrm{CAP}=100 \mathrm{p}, \mathrm{Gde}=.5$,

+ Fbcoeff=.5, Phi=1, Irbk=1e20,Vrbk=1e20
*Node 1= anodeand Node $9=$ cathode
Dcj 12 Dcap ; Included for space charge capacitance and reverse
*breakdown.
.model Dcap D ( $\mathrm{Is}=1 \mathrm{e}-25 \mathrm{Rs}=0 \mathrm{TT}=0 \mathrm{Cjo}=\{\mathrm{CAP}\} \mathrm{M}=\{\mathrm{Gde}\}$
$+\mathrm{FC}=\{$ Fbcoeff $\} \mathrm{Vj}=\{\mathrm{Phi}\}+\mathrm{IBV}=\{$ Irbk $\} \mathrm{BV}=\mathrm{Vrbk}\})$
Gd 12 Value $=\left\{(\mathrm{v}(5)-\mathrm{v}(6)) / \mathrm{Tm}+\mathrm{Ise}^{*}(\exp (\mathrm{v}(1,2) / \mathrm{Vta})-1)\right\}$
*Following components model forward and reverse recovery.
Ee 50 VALUE $=\{\operatorname{Is} 1 * T a u *(\exp (\mathrm{~V}(1,2) /(2 * \mathrm{Vta}))-1)\}$; Ee=Qe
Re 50 1e6
Em 60 VALUE $=\left\{(\mathrm{V}(5) / \mathrm{Tm}-\mathrm{i}(\text { Vsense1 }))^{*} \mathrm{Tm} * \mathrm{Tau} /(\mathrm{Tm}+\mathrm{Tau})\right\}$
*Em=Qm
Rm 60 1e6
Edm 70 VALUE $=\{\mathrm{v}(6)\} ; \mathrm{Edm}=\mathrm{Qm}$
Vsense1 78 dc 0 ; $\mathrm{i}($ vsense 1$)=\mathrm{dQm} / \mathrm{dt}$
Cdm 801
Rdm 80 1e9
Rs 23 4e-3
Emo 34 VALUE $=\left\{2 * V\right.$ Va $^{*}$ Rmo*Tm*i(Vsense2)
$+/(\mathrm{v}(6) * \mathrm{Rmo}+\mathrm{Vta} * \mathrm{Tm})\} ; \mathrm{Vm}$
Vsense2 49 dc 0
.ends
- Symbolize subcircuit listing into SCHEMATICS using SYMBOL WIZARD
- Pass numerical values of parameters Tau, Tm, Rmo,Rs, etc. by entering values in PART ATTRIBUTE window (called up within SCHEMATICS).
- See reference shown below for more details and parameter extraction procedures.
- Peter O. Lauritzen and Cliff L. Ma, "A Simple Diode Model with Forward and Reverse Recovery", IEEE Trans. on Power Electronics, Vol. 8, No. 4, pp. 342-346, (Oct., 1993)


## Simulation Results Using Lumped-Charge Diode Model

Diode voltage and current waveforms


Simulation Circuit


- Note soft reverse recovery and forward voltage overshoot. Qualitatively matches experimental measurements.


## Bipolar Junction Transistors (BJTs)

## Outline

- BJT structure and I-V characteristics
- Physical operation of power BJTs
- Switching characteristics
- Breakdown voltage
- Second breakdown
- On-state voltage
- Safe operating areas


## Basic Geometry of Power BJTs



Features to Note

- Multiple narrow emitters - minimize emitter current crowding.
- Multiple parallel base conductors - minimize parasitic resistance in series with the base.


## BJT Construction Parameters



Features to Note

- Wide base width - low $(<10)$ beta.
- Lightly doped collector drift region - large breakdown voltage.


## Darlington-connected BJTs



- Composite device has respectable beta.


## Power BJT I-V Characteristic



Features to Note

- 2nd breakdown - must be avoided.
- Quasi-saturation - unique to power BJTs
- $\mathrm{BV}_{\mathrm{CBO}}>\mathrm{BV}_{\mathrm{CEO}}$ - extended blocking voltage range.


## BJT Internal Current Components



## Power BJT Current Gain

- $I_{C} \approx I_{n c}$ since $I_{p c}$ very small: $I_{B}=-I_{C}-I_{B}=-I_{n c}+I_{n e}+I_{p e}$
- $I_{B} / I_{C}=1 / \square=\left(I_{n e}-I_{n c}\right) / I_{n c}+I_{p e} / I_{n c}$
- $\left(I_{n e}-I_{n c}\right) / I_{n c}$ represents fraction of electrons injected into base that recombine in the base. Minimize by having large values of $\square_{h b}$ (for long diffusion lengths) and short base widths $\mathrm{W}_{\text {base }}$
- $I_{\mathrm{pe}}$ proportional to $\mathrm{p}_{\mathrm{no}}=\left(\mathrm{n}_{\mathrm{i}}\right)^{2} / \mathrm{N}_{\mathrm{de}}$; Minimize via large $\mathrm{N}_{\mathrm{de}}$
- Short base width conflicts with need for larger base width needed in HV BJTs to accomodate CB depletion region.
- Long base lifetime conflicts with need for short lifetime for faster switching speeds
- Trade-offs (compromises) in these factors limit betas in power BJTs to range of 5 to 20


## Beta versus Collect Current



- Beta decrease at large collector current due to high level injection effects (conductivity modulation where $\square \mathrm{n}=\square \mathrm{p}$ ) in base.
- When $\square \mathrm{n}=\square \mathrm{p}$, base current must increase faster than collector current to provide extra holes. This constitutes a reduction in beta.
- High level injection conditions aided by emitter current crowding.


## Emitter Current Crowding



- $\mathrm{I}_{\mathrm{B}}$ proportional to $\exp \left\{\mathrm{qV}_{\mathrm{BE}} /(\mathrm{kT})\right\}$
- Later voltage drops make $\mathrm{V}_{\mathrm{BE}}$ larger at edge of emitters.
- Base/emitter current and thus carrier densities larger at edge of emitters. So-called emitter current crowding.
- This emitter current crowding leads to high level injection at relatively modest values of current.
- Reduce effect of current crowding by breaking emitters into many narrow regions connected electrically in parallel.


## Quasi-saturation in Power BJTs

Power BJT


Active region
$\mathrm{V}_{\mathrm{BC}}<0$

Quasi-saturation
$V_{B C}>0$ but drift region not completely filled with excess carriers.

Hard saturation
$\mathrm{V}_{\mathrm{BC}}>0$ and drift region filled with excess carriers.


Beta decreases in quasi-saturation because effective base width (virtual base) width has increased.

## Generic BJT Application - Clamped Inductive Load



- Current source $I_{0}$ models an inductive load with an $L / R$ time constant $\gg$ than switching period.
- Positive base current turns BJT on (hard saturation). So-called forward bias operation.
- Negative base current/base-emitter voltage turns BJT off. So-called reverse bais operation.
- Free wheeling diode DF prevents large inductive overvoltage from developing across BJT collector-emitter terminals.


## Power BJT Turn-on Waveforms



## Excess Carrier Growth During BJT Turn-on



- Growth of excess carrier distributions begins after $\mathrm{t}_{\mathrm{d}(\mathrm{on})}$ when B-E junction becomes forward biased.
- Entrance into quasi-saturation discernable from voltage or current waveform at start of time $\mathrm{t}_{\mathrm{vf} 2}$.
- Collector current "tailing" due to reduced beta in quasi-saturation as BJT turns off.
- Hard saturation entered as excess carrier distribution has swept across dirft region.


## Turn-off Waveforms with Controlled Base Current



- Base current must make a controlled transition (controlled value of $-\mathrm{di}_{\mathrm{B}} / \mathrm{dt}$ ) from positive to negative values in order to minimize turn-off times and switching losses.


## Controlled Turn-off Excess Carrier Removal



- $t_{s}=$ storage time $=$ time required to remove excess charge Q3.
- $\mathrm{t}_{\mathrm{rv} 1}=$ time to remove charge Q 2 holding transistor in quasi-saturation.
- $\mathrm{t}_{\mathrm{rv} 2}=$ time required for VCE to complete its growth to Vdc with BJT in active region.
- $\mathrm{t}_{\mathrm{fi}}=$ time required to remove remaining stored charge Q 1 in base and each edge of cut-off.


## Turn-off Waveforms with Uncontrolled Base Current



- Excessive switching losses with collector current tailing.


## Uncontrolled Turn-off Excess Carrier Removal



- Uncontrolled base current removes stored charge in base faster than in collector drift region.
- Base-emitter junction reverse biased before collector-base junction.
- Stored charge remaining in drift region now can be only removed by the negative base current rather than the much larger collector current which was flowing before the $\mathrm{B}-\mathrm{E}$ junction was reverse biased.
- Takes longer time to finish removal of drift region stored charge thus leading to collector current "tailing" and excessive switching losses.


## Darlington Switching Behavior



- Turn-on waveforms for Darlington very similar to single BJT circuit.
- Turn-on times somewhat shorter in Darlington circuit because of large base drive for main BJT.
- Turn-off waveforms significantly different for Darlington.
- Diode $\mathrm{D}_{1}$ essential for fast turn-off of Darlington. With it, $\mathrm{Q}_{\mathrm{M}}$ would be isolated without any negative base current once $Q_{D}$ was off.
- Open base turn-off of a BJT relies on internal recombination to remove excess carriers and takes much longe than if carriers are removed by carrier sweepout via a large collector current.


## Darlington Turn-off Waveforms



## Power BJT Breakdown Voltage

- Blocking voltage capability of BJT limited by breakdown of CB junction.
- $B V_{\text {CBO }}=C B$ junction breakdown with emitter open.
- $B V_{\text {CEO }}=C B$ junction breakdown with base open.
- $\mathrm{BV}_{\text {CEO }}=B V_{\text {CBO }} /(\square)^{1 / n} ; \mathrm{n}=4$ for npn BJTs and $\mathrm{n}=6$ for PNP BJTs
- BE junction forward biased even when base current $=0$ by reverse current from CB junction.
- Excess carriers injected into base from emitter and increase saturation current of CB junction.
- Extra carriers at CB junction increase likelyhood of impact ionization at lower voltages, thus decreasing breakdown voltage.
- Wide base width to lower beta and increase $\mathrm{BV}_{\text {CEO }}$.
- Typical base widths in high voltage (1000V) BJTs $=5$ to 10 and $\mathrm{BV}_{\text {CEO }}=0.5 \quad \mathrm{BV}_{\text {CBO }}$.


## Avoidance of Reach-thru



- Large electric field of depletion region will accelerate electrons from emitter across base and into collector. Resulting large current flow will create excessive power dissipation.
- Avoidance of reach-thru
- Wide base width so depletion layer width less than base width at CB junction breakdown.
- Heavier doping in base than in collector so that most of CB depletion layer is in drift region and not in the base.


## Second Breakdown



- 2nd breakdown during BJT turn-off in step-down converter circuit.
- Precipitious drop in C-E voltage and perhaps rise in collector current.
- Simultaneous rise in highly localized regions of power dissipation and increases in temperature of same regions.

1. Direct observations via infrared cameras.
2. Evidence of crystalline cracking and even localized melting.

- Permanent damage to BJT or even device failure if 2nd breakdown not terminated within a few $\mu \mathrm{sec}$.


## 2nd Breakdown and Current Density Nonuniformities

- Minority carrier devices prone to thermal runaway.
- Minority carrier density proportional to $\mathrm{n}_{\mathrm{i}}(\mathrm{T})$ which increases exponentially with temperature.
- If constant voltage maintained across a minority carrier device, power dissipation causes increases in temp. which in turn increases current because of carrier increases and thus better conduction characteristic.
- Increase in current at constant voltage increases power dissipation which further increases temperature.
- Positive feedback situation and potentially unstable. If temp. continues to increase, situation termed thermal runaway.


Copyright © by John Wiley \& Sons 2003

- Current densities nonuniformities in devices an accenuate problems.
- Assume $\mathrm{J}_{\mathrm{A}}>\mathrm{J}_{\mathrm{B}}$ and $\mathrm{T}_{\mathrm{A}}>\mathrm{T}_{\mathrm{B}}$
- As time proceeds, differences in J and T between regions A and $B$ become greater.
- If temp. on region A gets large enough so that $\mathrm{n}_{\mathrm{i}}>$ majority carrier doping density, thermal runaway will occur and device will be in 2nd breakdown.


## Current Crowding Enhancement of 2nd Breakdown Susceptibility



- Emitter current crowding during either turn-on or turn-off accenuates propensity of BJTs to 2 nd breakdown.
- Minimize by dividing emitter into many narrow areas connected electrically in parallel.


## Velocity Saturation and Second Breakdown



- Moderate current in drift region BJT active
- Electric field $\mathrm{E}_{1}=\mathrm{J}_{\mathrm{c}} /\left(\mathrm{q} \mu_{\mathrm{n}} \mathrm{N}_{\mathrm{d}}\right)<\mathrm{E}_{\text {sat }}$


## Contributions to BJT On-State Losses



- $\mathrm{P}_{\text {on }}=\mathrm{I}_{\mathrm{C}} \mathrm{V}_{\mathrm{CE}, \text { sat }}$
- $V_{C E, \text { sat }}=V_{B E, \text { sat }}-V_{B C, \text { sat }}+V_{d}+I_{C}\left(R_{c}+R_{e}\right)$

- $\mathrm{V}_{\mathrm{BE}, \text { sat }}-\mathrm{V}_{\mathrm{BC}, \text { sat }}$ typically $0.1-0.2 \mathrm{~V}$ at moderate values of collector current.
- Rise in $\mathrm{V}_{\mathrm{BE}, \text { sat }}-\mathrm{V}_{\mathrm{BC}, \text { sat }}$ at larger currents due to emitter current crowding and conductivity modulation in base.


## BJT Safe Operating Areas

Forward bias safe operating area
Reverse bias safe operating area


## Lecture Notes

## Power MOSFETs

Outline

- Construction of power MOSFETs
- Physical operations of MOSFETs
- Power MOSFET switching Characteristics
- Factors limiting operating specfications of MOSFETs
- COOLMOS
- PSPICE and other simulation models for MOSFETs


## Multi-cell Vertical Diffused Power MOSFET (VDMOS)



Copyright © by John Wiley \& Sons 2003

## Important Structural Features of VDMOS



1. Parasitic BJT. Held in cutoff by body-source short
2. Integral anti-parallel diode. Formed from parasitic BJT.
3. Extension of gate metallization over drain drift region. Field plate and accumulation layer functions.
4. Division of source into many small areas connected electrically in parallel.

Maximizes gate width-to-channel length ratio in order to increase gain.
5. Lightly doped drain drift region. Determines blocking voltage rating.

## Alternative Power MOSFET Geometries



- Trench-gate MOSFET
- Newest geometry. Lowest on-state resistance.

- V-groove MOSFET.
- First practical power MOSFET.
- Higher on-state resistance.


## MOSFET I-V Characteristics and Circuit Symbols



## The Field Effect - Basis of MOSFET Operation



Threshold Voltage $V_{\underline{G S}(t h)}$

- $\mathrm{V}_{\mathrm{GS}}$ where strong inversion layer has formed. Typical values $2-5$ volts in power MOSFETs

- Value determined by several factors

1. Type of material used for gate conductor
2. Doping density of body region directly beneath gate
3. Impurities/bound charges in oxide
4. Oxide capacitance per unit area $C_{o x}=\frac{\square_{0 x}}{t_{0 x}}$ $\mathrm{t}_{\mathrm{ox}}=\mathrm{oxide}$ thickness

- Adjust threshold voltage during device fabrication via an ion implantation of impurities into body region just beneath gate oxide.


## Drift Velocity Saturation



- In MOSFET channel, $\mathrm{J}=\mathrm{q} \mu_{\mathrm{n}} \mathrm{nE}$
$=q \mathrm{n} \mathrm{v}_{\mathrm{n}}$; velocity $\mathrm{v}_{\mathrm{n}}=\mu_{\mathrm{n}} \mathrm{E}$
- Velocity saturation means that the mobility $\mu_{\mathrm{n}}$ inversely proportional to electric field E .
- Mobility also decreases because large values of $\mathrm{V}_{\mathrm{GS}}$ increase free electron density.
- At larger carrier densities, free carriers collide with each other (carrier-carrier scattering) more often than with lattice and mobility decreases as a result.
- Mobilty decreases, especially via carriercarrier scattering leead to linear transfer curve in power devices instead of square law transfer curve of logic level MOSFETs.


## Channel-to-Source Voltage Drop



- $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{Ox}}+\mathrm{V}_{\mathrm{CS}}(\mathrm{x})$;
$\mathrm{V}_{\mathrm{CS}}(\mathrm{x})=\mathrm{I}_{\mathrm{D} 1} \mathrm{R}_{\mathrm{CS}}(\mathrm{x})$
- Larger x value corresponds be being closer to the drain and to a smaller $\mathrm{V}_{\mathrm{ox}}$.
- Smaller $\mathrm{V}_{\mathrm{OX}}$ corresponds to a smaller channel thickness. Hence reduction in channel thickness as drain is approached from the source.


## Channel Pinch-off at Large Drain Current



- $I_{D 2}>I_{D 1}$ so $V_{C S 2}(x)>V_{C S 1}(x)$ and thus channel narrower at an given point.
- Total channel resistance from drain to source increasing and curve of $I_{D} \vee s V_{D S}$ for a fixed $V_{G S}$ flattens out.
- Apparent dilemma of channel disappearing at drain end for large $I_{D}$ avoided.

1. Large electric field at drain end oriented parallel to drain current flow. Arises from large current flow in channel constriction at drain.
2. This electric field takes over maintenance of minimum inversion layer thickness at drain end.

- Larger gate-source bias $\mathrm{V}_{\mathrm{GG}}$ postpones flattening of $I_{D}$ vs $V_{D S}$ until larger values of drain current are reached.


## MOSFET Switching Models for Buck Converter



- Buck converter using power MOSFET.


- MOSFET equivalent circuit valid for on-state (triode) region operation.
- MOSFET equivalent circuit valid for offstate (cutoff) and active region operation.


## MOSFET Capacitances Determining Switching Speed




- Gate-source capacitance Cgs approximately constant and independent of applied voltages.
- Gate-drain capacitance $\mathrm{C}_{\mathrm{gd}}$ varies with applied voltage. Variation due to growth of depletion layer thickness until inversion layer is formed.


## Internal Capacitances Vs Spec Sheet Capacitances

MOSFET internal capacitances


Input capacitance


Copyright © by John Wiley \& Sons 2003
$\underline{\text { Reverse transfer or feedback capacitance }}$


Bridge balanced $(\mathrm{Vb}=0)$ Cbridge $=\mathrm{Cgd}=\mathrm{C}_{\mathrm{rss}}$
Output capacitance


Coss $=C_{g d}+C_{d s}$

## Turn-on Equivalent Circuits for MOSFET Buck Converter



- Equivalent circuit during $t_{r}$.

- Equivalent circuit during $t_{f v 1}$.


Copyright © by John Wiley \& Sons 2003

- Equivalent circuit ${ }^{{ }^{\text {in }}}$ i during $t_{f v}$.



## MOSFET-based Buck Converter Turn-on Waveforms



## Turn-on Gate Charge Characteristic



Copyright © by John Wiley \& Sons 2003



## Turn-on Waveforms with Non-ideal Free-wheeling Diode



- Equivalent circuit for estimating effect of freewheeling diode reverse recovery.


## MOSFET-based Buck Converter Turn-off Waveforms



- Assume ideal freewheeling diode.
- Essentially the inver se of the turn- on process.
- Model quanitatively using the same equivalent circuits as for turn- on. Simply use cor rect driving voltages and initial conditions


## dV/dt Limits to Prevent Parasitic BJT Turn-on



- Large positive $\mathrm{C}_{\mathrm{gd}} \frac{\mathrm{d} \mathrm{V}_{\mathrm{DS}}}{\mathrm{dt}}$ could turn on parasitic BJT.

- Turn-on of $T_{+}$and reverse recovery of $\mathrm{D}_{\mathrm{f}}$ will produce large positive $\mathrm{C}_{\mathrm{gd}} \frac{\mathrm{dv}_{\mathrm{DS}}}{\mathrm{dt}}$ in bridge circuit.
- Parasitic BJT in T_ likely to have been in reverse active mode when $\mathrm{D}_{\mathrm{f}}$ was carrying current. Thus stored charge already in base which will increase likeyhood of BJT turn-on when positive $C_{g d} \frac{d v_{D S}}{d t}$ is generated.


## Maximum Gate-Source Voltage

- $\mathrm{V}_{\mathrm{GS}}(\max )=$ maximum per missible gatesour ce voltage.
- If $\mathrm{V}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{GS}}$ (max) rupture of gate oxide by lar ge electric fields possible.
- $\mathrm{E}_{\mathrm{BD}}$ (oxide) $\approx 5-10$ million V/cm
- Gate oxide typically 1000 anstroms thick
- $\mathrm{V}_{\mathrm{GS}}(\max )<\left[5 \times 10^{6}\right]\left[10^{-5}\right]=50 \mathrm{~V}$
- Typical $\mathrm{V}_{\mathrm{GS}}(\max )$ 20-30 V
- Static char ge on gate conductor can rupture gate oxide
- Handle MOSFETs with car e (ground your self before handling device)
- Place anti- par allel connected Zener diodes between gate and source as a protective measure


## MOSFET Breakdown Voltage



- $\mathrm{BV}_{\text {DSS }}=$ drain-source breakdown voltage with $\mathrm{V}_{\mathrm{GS}}=0$
- Caused by avalanche breakdown of drain-body junction
- Achieve large values by

1. Avoidance of drain-source reachthrough by heavy doping of body and light doping of drain drift region
2. Appropriate length of drain drift region
3. Field plate action of gate conductor overlap of drain region
4. Prevent turn-on of parasitic BJT with body-source short (otherwise $\mathrm{BV}_{\mathrm{DSS}}$ $=\mathrm{BV}_{\mathrm{CEO}}$ instead of $\mathrm{BV}_{\mathrm{CBO}}$ )

## MOSFET On-state Losses



- On-state power dissipation $\mathrm{P}_{\text {on }}=$ $\mathrm{I}_{\mathrm{o}}{ }^{2} \mathrm{rDS}(\mathrm{on})$
- Large $\mathrm{V}_{\mathrm{GS}}$ minimizes accumulation layer resistance and channel resistance
- rDS(on) dominated by drain drift resistance for $B V_{D S S}>$ few 100 V
- $r_{D S}(o n)=\frac{V_{d}}{I_{D}} \approx 3 \times 10^{-7} \frac{B V_{D S S}{ }^{2}}{A}$
- rDS(on) increases as temperature increases. Due to decrease in carrier mobility with increasing temperature.


## Paralleling of MOSFETs

- MOSFETs can be easily paralleled because of positive temperature coefficient of $r_{\text {DS }}(o n)$.

- Positive temperature coefficient leads to thermal stabilization effect.
- If $r_{D S}(o n) 1>r_{D S}(o n) 2$ then more current and thus higher power dissipation in $\mathrm{Q}_{2}$.
- Temperature of $\mathrm{Q}_{2}$ thus increases more than temperature of $\mathrm{Q}_{1}$ and $\mathrm{r}_{\mathrm{DS}}$ (on) values become equalized.


## MOSFET Safe Operating Area (SOA)



- No distinction between FBSOA and RBSOA. SOA is square.
- $\mathrm{FB}=$ for ward bias. $\mathrm{V}_{\mathrm{GS}} \geq 0$.
- $\mathrm{RB}=\mathrm{rever}$ se bias. $\mathrm{V}_{\mathrm{GS}} \leq 0$.
- No second br eakdown.


## Structural Comparison: VDMOS Versus COOLMOS ${ }^{\text {TM }}$



- Conventional vertically oriented power MOSFET
- COOLMOS ${ }^{\mathrm{TM}}$ structure (composite buffer structure, super-junction MOSFET, super multi-resurf MOSFET)
- Vertical P and N regions of width $b$ doped at same density $\left(N_{a}=N_{d}\right)$


## COOLMOS ${ }^{\text {TM }}$ Operation in Blocking State



- COOLMOS ${ }^{\mathrm{TM}}$ structure partially depleted.
- Arrows indicate direction of depletion layer growth as device turns off.
- Note n-type drift region and adjacent p-type stripes deplete uniformly along entire vertical length.
- COOLMOS ${ }^{\mathrm{TM}}$ structure at edge of full depletion with applied voltage $\mathrm{V}_{\mathrm{c}}$. Depletion layer reaches to middle of vertical $P$ and N regions at $\mathrm{b} / 2$.
- Using step junction formalism, $\mathrm{V}_{\mathrm{c}}=\left(\mathrm{qb}^{2} \mathrm{~N}_{\mathrm{d}}\right) /(4 \square)=\mathrm{bE}_{\mathrm{c}, \max } / 2$
- Keep $\mathrm{E}_{\mathrm{c}, \mathrm{max}} \leq \mathrm{E}_{\mathrm{BD}} / 2$. Thus $\mathrm{N}_{\mathrm{d}} \leq\left(\square \mathrm{E}_{\mathrm{BD}}\right) /(\mathrm{q} \mathrm{b})$


## COOLMOS ${ }^{\text {TM }}$ Operation in Blocking State (cont.)



- For applied voltages $V>V_{c}$, vertically oriented electric field $E_{v}$ begins to grow in depletion region.
- $\mathrm{E}_{\mathrm{v}}$ spatially uniform since space charge compensated for by $\mathrm{E}_{\mathrm{c}} . \mathrm{E}_{\mathrm{v}} \approx \mathrm{V} / \mathrm{W}$ for $\mathrm{V} \gg \mathrm{V}_{\mathrm{c}}$.
- Doping level $\mathrm{N}_{\mathrm{d}}$ in n-type drift region can be much greater than in drift region of conventional VDMOS drift region of similar $\mathrm{BV}_{\mathrm{BD}}$ capability.
- At breakdown $\mathrm{E}_{\mathrm{v}}=\mathrm{E}_{\mathrm{BD}} \approx 300 \mathrm{kV} / \mathrm{cm} ; \mathrm{V}=\mathrm{BV}_{\mathrm{BD}}=\mathrm{E}_{\mathrm{BD}} \mathrm{W}$

Copyright © by John Wiley \& Sons 2003

## COOLMOS ${ }^{\text {TM }}$ Operation in ON-State



- On-state specific resistance $\mathrm{AR}_{\text {on }}\left[\Omega-\mathrm{cm}^{2}\right]$ much less than comparable VDMOS because of higher drift region doping.
- COOLMOS ${ }^{\text {TM }}$ conduction losses much less than comparable VDMOS.
- $\mathrm{R}_{\mathrm{on}} \mathrm{A}=\mathrm{W} /\left(\mathrm{q} \mu_{\mathrm{n}} \mathrm{N}_{\mathrm{d}}\right) ;$ Recall that $\mathrm{N}_{\mathrm{d}}=\left(\square \mathrm{E}_{\mathrm{BD}}\right) /(\mathrm{q} \mathrm{b})$
- Breakdown voltage requirements set $\mathrm{W}=\mathrm{BV}_{\mathrm{BD}} / \mathrm{E}_{\mathrm{BD}}$.
- Substituting for W and $\mathrm{N}_{\mathrm{d}}$ yields $\mathrm{R}_{\mathrm{on}} \mathrm{A}=(\mathrm{b} \mathrm{BV} \mathrm{BD}) /\left(\square \mu_{\mathrm{n}} \mathrm{E}_{\mathrm{BD}}{ }^{2}\right)$


## $\mathbf{R}_{\text {on }}$ A Comparison: VDMOS versus COOLMOS $^{\text {TM }}$

- COOLMOS at $\mathrm{BV}_{\mathrm{BD}}=1000 \mathrm{~V}$. Assume $\mathrm{b} \approx 10 \mu \mathrm{~m}$. Use $\mathrm{E}_{\mathrm{BD}}=300 \mathrm{kV} / \mathrm{cm}$.
- $\mathrm{R}_{\text {on }} \mathrm{A}=\left(10^{-3} \mathrm{~cm}\right)(1000 \mathrm{~V}) /\left[\left(9 \times 10^{-14} \mathrm{~F} / \mathrm{cm}\right)(12)\left(1500 \mathrm{~cm}^{2}-\mathrm{V}-\mathrm{sec}\right)(300 \mathrm{kV} / \mathrm{cm})^{2}\right]$
$\mathrm{R}_{\text {on }} \mathrm{A}=0.014 \Omega-\mathrm{cm}$. Corresponds to $\mathrm{N}_{\mathrm{d}}=4 \times 10^{15} \mathrm{~cm}^{-3}$
- Typical VDMOS, $\mathrm{R}_{\text {on }} \mathrm{A}=3 \times 10^{-7}\left(\mathrm{BV}_{\mathrm{BD}}\right)^{2}$
- $\mathrm{R}_{\text {on }} \mathrm{A}=3 \times 10^{-7}(1000)^{2}=0.3 \Omega$ - cm ; Corresponding $\mathrm{N}_{\mathrm{d}}=10^{14} \mathrm{~cm}^{3}$
- Ratio COOLMOS to VDMOS specific resistance $=0.007 / 0.3=0.023$ or approximately $1 / 40$
- $\mathrm{At}_{\mathrm{BV}}^{\mathrm{BD}}=600 \mathrm{~V}$, ratio $=1 / 26$.
- Experimentally at $\mathrm{BV}_{\mathrm{BD}}=600 \mathrm{~V}$, ratio is $1 / 5$.
- For more complete analysis see: Antonio G.M. Strollo and Ettore Napoli, "Optimal ON-Resistance Versus Breakdown Voltage Tradeoff in Superjunction Power Device: A Novel Analytical Model", IEEE Trans. On Electron Devices,Vol. 48, No. 9, pp 2161-2167, (Sept., 2001)


## COOLMOS ${ }^{\text {тм }}$ Switching Behavior

- MOSFET witching waveforms for clamped inductive load.

- Larger blocking voltages $\mathrm{V}_{\mathrm{ds}}>$ depletion voltage $\mathrm{V}_{\mathrm{c}}$, COOLMOS has smaller $\mathrm{C}_{\mathrm{gs}}, \mathrm{C}_{\mathrm{gd}}$, and $\mathrm{C}_{\mathrm{ds}}$ than comparable (same $\mathrm{R}_{\text {on }}$ and $\left.B V_{\text {DSs }}\right)$ VDMOS.
- Small blocking voltages $\mathrm{V}_{\mathrm{ds}}<$ depletion voltage $\mathrm{V}_{\mathrm{c}}$, COOLMOS has larger $\mathrm{C}_{\mathrm{g} \mathrm{s}}, \mathrm{C}_{\mathrm{gd}}$, and $\mathrm{C}_{\mathrm{ds}}$ than comparable (same $\mathrm{R}_{\text {on }}$ and $\left.\mathrm{BV}_{\text {DSs }}\right)$ VDMOS.
- Effect on COOLMOS switching times relative to VDMOS switching times.
- Turn-on delay time - shorter
- Current rise time - shorter
- Voltage fall time 1 - shorter
- Voltage fall time2 - longer
- Turn-off delay time - longer
- Voltage rise time 1 - longer
- Voltage rise time2 - shorter
- Current fall time - shorter


## PSPICE Built-in MOSFET Model

## Circuit components



- $\mathrm{RG}, \mathrm{RDS}, \mathrm{RS}, \mathrm{RB}$, and $\mathrm{RD}=$ parasitic ohmic resistances
- Cgs Cgd , and $\mathrm{Cgb}=$ constant voltageindependent capacitors
- $\quad$ Cbs and $\mathrm{Cbd}=$ nonlinear voltagedependent capacitors (depletion layer capacitances)
- Idrain $=f(V g s, V d s)$ accounts for dc characteristics of MOSFET
- Model developed for lateral (signal level) MOSFETs


## Lateral (Signal level) MOSFET



- $\mathrm{C}_{\mathrm{gs}}, \mathrm{C}_{\mathrm{bg}}, \mathrm{C}_{\mathrm{gd}}$ due to electrostatic capacitance of gate oxide. Independent of applied voltage
- $\mathrm{C}_{\mathrm{bs}}$ and $\mathrm{C}_{\mathrm{bd}}$ due to depletion layers. Capacitance varies with junction voltage.
- Body-source short keeps $\mathrm{C}_{\mathrm{bs}}$ constant.
- Body-source short puts $\mathrm{C}_{\mathrm{bd}}$ between drain and source.
- Variations in drain-source voltage relatively small, so changes in $\mathrm{C}_{\mathrm{bd}}$ also relatively small.
- Capacitances relatively independent of terminal voltages
- Consequently PSPICE MOSFET model has voltage-independent capacitances.


## Vertical Power MOSFET



- Drain-drift region and large drain-source voltage variations cause large variations in drain-body depletion layer thickness
- Large changes in $\mathrm{C}_{\mathrm{gd}}$ with changes in drain-source voltage. 10 to $100: 1$ changes in $\mathrm{C}_{\mathrm{gd}}$ measured in high voltage MOSFETs.
- Moderate changes in $\mathrm{C}_{\mathrm{gb}}$ and $\mathrm{C}_{\mathrm{bs}}$.

Copyright © by John Wiley \& Sons 2003

## Inadequacies of PSPICE MOSFET Model




Copyright © by John Wiley \& Sons 2003

- $\mathrm{C}_{\mathrm{gs}}$ and $\mathrm{C}_{\mathrm{gd}}$ in PSPICE model are constant independent of terminal voltages
- In vertical power MOSFETs, $\mathrm{C}_{\mathrm{gd}}$ varies substantially with terminal voltages.
- Comparison of transient response of drainsource voltage using PSPICE model and an improved subcircuit model. Both models used in same step-down converter circuit.


## Example of an Improved MOSFET Model



Copyright © by John Wiley \& Sons 2003

- Developed by Motorola for their TMOS line of power MOSFETs
- M1 uses built-in PSPICE models to describe dc MOSFET characteristics. Space charge capacitances of intrinsic model set to zero.
- Space charge capacitance of DGD models voltage-dependent gate-drain capacitance.
- CGDMAX insures that gate-drain capacitance does not get unrealistically large at very low drain voltages.
- DBODY models built-in anti-parallel diode inherent in the MOSFET structure.
- CGS models gate-source capacitance of MOSFET. Voltage dependence of this capacitance ignored in this model.
- Resistances and inductances model parasitic components due to packaging.
- Many other models described in literature. Too numerous to list here.


## Another Improved MOSFET Simulation Model



- $\mathrm{L}_{\mathrm{G}}, \mathrm{R}_{\mathrm{G}}, \mathrm{L}_{\mathrm{S}} \mathrm{R}_{\mathrm{S}}, \mathrm{L}_{\mathrm{D}}, \mathrm{R}_{\mathrm{D}}$ - parasitic inductances and resistances
- M1= intrinsic SPICE level 2 MOSFET with no parasitic resistances or capacitances.
- M2 and M3 are SPICE level 2

MOSFETs used along with $\mathrm{V}_{\text {offset }}$ to model voltage dependent behavior of $\mathrm{C}_{\mathrm{gd}}$.

- JFET $\mathrm{Q}_{1}$ and $\mathrm{R}_{\mathrm{d}}$ account for voltage drop in $\mathrm{N}^{-}$drain drift region
- $\mathrm{D}_{\text {sub }}$ is built-in SPICE diode model used to account for parasitic anti-parallel diode in MOSFET structure.
- Reference - "An Accurate Model for Power DMOSFETs Including Interelectrode Capacitances", Robert Scott, Gerhard A. Frantz, and Jennifer L. Johnson, IEEE Trans. on Power Electronics, Vol. 6, No. 2, pp. 192-198, (April, 1991)


## Lecture Notes <br> Thyristors (SCRs)

## OUTLINE

- SCR construction and I-V characteristics.
- Physical operation of SCRs.
- Switching behavior of SCRs
- dv/dt and di/dt limitations and methods of improving them.
- SCR drive circuit considerations.


## Thyristor (SCR) Geometry



Gate and cathode metallization for slow (phase control) thyristor.


Gate and cathode metallization for fast (inverter grade) SCR


- Cross-sectional view showing vertical orientation of SCR.
- SCRs with kiloamp ratings have diameters of 10 cm or greater.


## Thyristor I-V Characteristics



Thyristor circuit symbol.


- SCR triggerable from forward blocking state to on-state by a gate current pulse.
- Thyristor latches on and gate cannot turn it off. External circuit must force SCR off.
- Current to several kiloamps for V (on) of 24 volts.
- Blocking voltages to 5-8 kilovolts.
- $\mathrm{V}_{\mathrm{BO}}=$ breakover voltage $; \mathrm{I}_{\mathrm{BO}}=$ breakover current
- $\mathrm{V}_{\mathrm{H}}=$ holding voltage $\mathrm{I}_{\mathrm{H}}=$ holding current
- Maximum junction temperature $=125^{\circ} \mathrm{C}$ limited by temperature dependence of $\mathrm{V}_{\mathrm{BO}}$.


## SCR Model and Equivalent Circuit

One dimensional SCR model.


- BJTs in equivalent circuit in active region.
- Use Ebers-Moll equations for BJTs
- ${ }^{C} 1=-\square_{1} I_{E 1}+I_{C O 1} ; I_{C 2}=-\square_{2} I_{E 2}+I_{C O}$
- $I_{A}=I_{E 1} ; I_{K}={ }^{-I_{E 2}}=I_{A}+I_{G}$
- $I_{C 1}+I_{B 1}+I_{E 1}=0$

Two transistor equivalent circuit


- $\mathrm{I}_{\mathrm{A}}=\frac{\square \mathrm{I}_{\mathrm{G}}+\mathrm{I}_{\mathrm{CO}}+\mathrm{I}_{\mathrm{CO}}}{1-\square_{1}-\square_{2}}$
- Blocking state $\square_{1}+\square_{2} \ll 1$
- At breakover $\square_{1}+\square_{2} \approx 1$


## Thyristor Turn-on Process

- In forward blocking state, both BJTs active.
- If $\square_{1}+\square_{2}<1$, connection is stable.
- If $\mathrm{V}_{\mathrm{AK}}=\mathrm{V}_{\mathrm{BO}}$ or if positive gate current pulse is applied $\square_{1}+\square_{2}$ becomes equal to unity and circuit connection becomes unstable and SCR switches on.


- Negative charge of electrons swept into $n_{1}$ layer partially compensate positive charge of ionized donors exposed by growth of depletion of junction $\mathrm{J}_{2}$.
- Growth of depletion reduces width of bases of $\mathrm{Q}_{\mathrm{npn}}$ and $\mathrm{Q}_{\mathrm{pnp}}$ and thus increases $\square_{1}$ and $\square_{2}$.
- Holes attracted by first wave of injected elctrons attract additional electrons and so on - regenerative action.


## Thyristor On-state Latchup

## SCR with negative gate current



- External circuit must force anode current to negative values in order that enough stored charge be removed from SCR so that it can turn off.


## Thyristor On-state Operation



- On-state: all three junctions forward biased and BJTs in equivalent circuit saturated.
- On-state stable because saturated BJTs have $\square_{1}+\square_{2} \ll 1$.
- On-state voltage $\mathrm{V}_{\mathrm{AK}(\mathrm{on})}=\mathrm{V}_{\mathrm{j} 1}-\mathrm{V}_{\mathrm{j} 2}+\mathrm{V}_{\mathrm{j} 3}+\mathrm{V}_{\mathrm{n}}$


## Thyristor Turn-on Behavior




- $\mathrm{t}_{\mathrm{d}(\mathrm{on})}=$ turn-on delay time; time required for charge injection by gate current to make $\square_{1}+\square_{2}=1$.
- $\mathrm{t}_{\mathrm{r}}=$ time required for anode current to reach on-state value. Anode current rate-of-rise $\quad \mathrm{di}_{\mathrm{F}} / \mathrm{dt}$ limited by external inductance.
- $\mathrm{t}_{\mathrm{ps}}=$ time required for plasma to spread over whole cathode area from cathode periphery near gate.
- $\mathrm{V}_{\mathrm{AK}}$ does not attain on-state value until complete area of cathode is conducting.
Copyright © by John Wiley \& Sons 2002


## Thyristor Turn-off Behavior



- SCR turn-off quite similar to power diode turn-off.
- Anode current rate-of-fall controlled by external inductance.
- Reverse voltage overshoot caused by external inductance.
- Junction $\mathrm{J}_{1}$ is blocking junction in reverse bias. $\mathrm{J}_{3}$ has low breakdown voltage ( $20-40$ volts) because of the heavy doping on both sides of the junction.


## Thyristor di/dt Limit at Turn-on



- SCR first turns on at cathode periphery nearest gate.
- Current constricted to small areas during initial phases of turnon, $\mathrm{t}_{\mathrm{d}(\mathrm{on})}$ and $\mathrm{t}_{\mathrm{r}}$.
- If anode current rate-of-rise, $\mathrm{di}_{\mathrm{F}} / \mathrm{dt}$, not kept less than some specified maximum, current density in constricted area will be too large.
- Localized power dissipation too high and thermal runaway likely.


## Thyristor Re-applied dv/dt Limits



- Removal of all stored charge in SCR requires a minimum time $\mathrm{t}_{\mathrm{q}}$.
- Application of positive $\mathrm{dV}_{\mathrm{F}} /$ dt larger than a specified value before $\mathrm{t}_{\mathrm{q}}$ results in a pulse of positive anode current which may produce unintentioned turn-on of the SCR.
- Avoidance of unintentioned turn-on requires $\mathrm{dV}_{\mathrm{F}} / \mathrm{dt}<\mathrm{dV}_{\mathrm{F}, \text { max }} / \mathrm{dt}$ and remaining in reverse bias for a minimum time $\mathrm{t}_{\mathrm{q}}$.

$\left.\frac{d v_{F}}{d t}\right|_{\max }<\frac{I_{B O}}{C_{j 2}}$
$\underline{\text { Rate effect }}$


## Methods of Improving Thyristor di/dt Rating



- Interdigitated gate-cathode structure used to greatly increase gate-cathode periphery.
- Distance from periphery to center of any cathode region significantly shortened.
- Ability of negative gate current to break latching condition in on-state increased.
- Combination of pilot thyristor, diode, and iterdigitated gate-cathode geometry tgermed a gate-assisted turn-off thyristor or GATT
- Use of pilot thyristor to increase turn-on gate current to main thyristor.
- Larger gate current increases amount of initial conducting area of cathode and thus improves $\mathrm{di}_{\mathrm{F}} / \mathrm{dt}$ capabiities.
- Diode allowes negative gate current to flow from main SCR.


## Improvement in dv/dt Rating Via Cathode Shorts



- Current thru $\mathrm{C}_{\mathrm{j} 2}$ indistinguishable from positive gate current with respect to turn-on of SCR.
- If current thru $\mathrm{C}_{\mathrm{j} 2}$ bypasses junction $\mathrm{J}_{3}$, then SCR will not be turned on by the large displacement currents.
- Cathode shorts provide this desirable bypass. Most effective with interdigitaated gate-cathode geometry.

shorting structure



## Thyristor Gate Trigger Requirements



Equivalent circuit of
SCR drive circuit


# Lecture Notes <br> Gate Turn-off Thyristors (GTOS) 

## OUTLINE

- GTO construction and I-V characteristics.
- Physical operation of GTOs.
- Switching behavior of GTOS


## GTO (Gate Turn-off Thyristor) Construction

gate

- Unique features of the GTO.
- Highly interdigitated gatecathode structure (faster switching)
- Etched cathode islands (simplify electrical contacts)
- Anode shorts (speed up turn-off)
- GTO has no reverse blocking capability because of anode shorts
- Otherwise i-v characteristic the same as for standard SCR



## GTO Turn-off Gain



- Turn off GTO by pulling one or both of the BJTs out of saturation and into active region.
- Force $\mathrm{Q}_{2}$ active by using negative base current $\mathrm{I}_{\mathrm{G}}$, to make $\mathrm{I}_{\mathrm{B} 2}<\frac{\mathrm{I}_{\mathrm{C} 2}}{\square_{2}}$
- $\mathrm{I}_{\mathrm{B} 2}=\mathrm{D}_{1} \mathrm{I}_{\mathrm{A}}-\mathrm{I}_{\mathrm{G}}^{\prime} ; \mathrm{I}_{\mathrm{C} 2}=\left(1-\mathrm{D}_{1}\right) \mathrm{I}_{\mathrm{A}}$
- $\square_{1} \mathrm{I}_{\mathrm{A}}-\mathrm{I}_{\mathrm{G}}<\frac{\left(1-\square_{1}\right) \mathrm{I}_{\mathrm{A}}}{\square_{2}}=\frac{\left(1-\square_{1}\right)\left(1-\square_{2}\right) \mathrm{I}_{\mathrm{A}}}{\square_{2}}$
- $\mathrm{I}_{\mathrm{G}}^{\prime}<\frac{\mathrm{I}_{\mathrm{A}}}{\square_{\text {off }}} ; \square_{\text {off }}=\frac{\square_{2}}{\left(1-\square_{1}-\square_{2}\right)}=$ turn-off gain
- Large turn-off gain requires $\square_{2} \approx 1, \square_{1} \ll 1$
- Make $\square_{1}$ small by

1. Wide $\mathrm{n}_{1}$ region (base of $\mathrm{Q}_{1}$ ) - also needed for large blocking voltage
2. Short lifetime in $\mathrm{n}_{1}$ region to remove excess carriers rapidly so $\mathrm{Q}_{1}$ can turn off

- Short lifetime causes higher on-state losses
- Anode shorts helps resolve lifetime delimma

1. Reduce lifetime only moderately to keep on-state losses reasonable
2. $\mathrm{N}^{+}$anode regions provide a sink for excess holes - reduces turn-off time

- Make $\square_{2} \approx$ unity by making $\mathrm{p}_{2}$ layer relatively thin and doping in $n_{2}$ region heavily (same basic steps used in making beta large in BJTs).
- Use highly interdigitated gate-cathode geometry to minimize cathode current crowding and di/dt limitations.

GTOs - 3

## Maximum Controllable Anode Current



- Large negative gate current creates lateral voltage drops which must be kept smaller than breakdown voltage of $\mathrm{J}_{3}$.
- If $\mathrm{J}_{3}$ breaks down, it will happen at gate-cathode periphery and all gate current will flow there and not sweep out any excess carriers as required to turn-off GTO.
- Thus keep gate current less than $\mathrm{I}_{\mathrm{G}, \max }$ and so anode current restricted by $\mathrm{I}_{\mathrm{A}}<\frac{\mathrm{I}_{\mathrm{G}, \max }}{\square_{\text {off }}}$


## GTO Step-down Converter

- GTO used in medium-to-high power applications where electrical stresses are large and where other solid state devices used with GTOs are slow e.g. freewheeling diode $\mathrm{D}_{\mathrm{F}}$.
- GTO almost always used with turn-on and turn-off snubbers.

1. Turn-on snubber to limit overcurrent from $\mathrm{D}_{\mathrm{F}}$ reverse recovery.
2. Turn-off snubber to limit rate-of-rise of voltage to avoid retriggering the GTO into the on-state.

- Hence should describe transient behavior of GTO in circuit with snubbers.



## GTO Turn-on Waveforms



- GTO turn on essentially the same as for a standard thyristor
- Large $\mathrm{I}_{\mathrm{GM}}$ and large rate-of-rise insure all cathode islands turn on together and have good current sharing.
- Backporch current $\mathrm{I}_{\mathrm{GT}}$ needed to insure all cathode islands stay in conduction during entire on-time interval.
- Anode current overshoot caused by freewheeling diode reverse recovery current.
- Anode-cathode voltage drops precipitiously because of turn-on snubber


## GTO Turn-off Waveforms



Copyright © by John Wiley \& Sons 2003

- $\underline{t}_{\underline{s}}$ interval

Time required to remove sufficient stored charge to bring BJTs into active region and break latch condition

- $\mathrm{t}_{\mathrm{f} i}$ interval

1. Anode current falls rapidly as load current commutates to turn-off snubber capacitor
2. Rapid rise in anode-cathode voltage due to stray inductance in turn-off snubber circuit

- $\mathrm{t}_{\mathrm{w} 2}$ interval

1. Junction $\mathrm{J}_{3}$ goes into avalanche breakdown because of inductance in trigger circuit. Permits negative gate current to continuing flowing and sweeping out charge from $p_{2}$ layer.
2. Reduction in gate current with time means rate of anode current commutation to snubber capacitor slows. Start of anode current tail.

- $t_{\text {tail }}$ interval

1. Junction $\mathrm{J}_{3}$ blocking, so anode current $=$ negative gate current. Long tailing time required to remove remaining stored charge.
2. Anode-cathode voltage growth governed by turn-off snubber.
3. Most power dissipation occurs during tailing time.

## Lecture Notes

## Insulated Gate Bipolar Transistors (IGBTs)

## Outline

- Construction and I-V characteristics
- Physical operation
- Switching characteristics
- Limitations and safe operating area
- PSPICE simulation models


## Multi-cell Structure of IGBT

- IGBT $=$ insulated gate bipolar transistor.



## Cross-section of IGBT Cell



- Cell structure similar to power MOSFET (VDMOS) cell.
- P-region at collector end unique feature of IGBT compared to MOSFET.
- Punch-through (PT) IGBT - $\mathrm{N}^{+}$buffer layer present.
- Non-punch-through (NPT) IGBT - $\mathrm{N}^{+}$buffer layer absent.


## Cross-section of Trench-Gate IGBT Unit Cell



- Non-punch-thru IGBT
- Punch-thru IGBT


## IGBT I-V Characteristics and Circuit Symbols

- No Buffer Layer

$$
\mathrm{V}_{\mathrm{RM}} \approx \mathrm{~B} \mathrm{~V}_{\mathrm{CES}}
$$

- With Buffer Layer
$\stackrel{V}{R M} \approx 0$


- Transfer curve
- N-channel IGBT circuit symbols



## Blocking (Off) State Operation of IGBT



- Blocking state operation $-\mathrm{V}_{\mathrm{GE}}<\mathrm{V}_{\mathrm{GE}}$ (th)
- Junction $\mathrm{J}_{2}$ is blocking junction - $\mathrm{n}^{+}$drift region holds depletion layer of blocking junction.
- Without $\mathrm{N}^{+}$buffer layer, IGBT has large reverse blocking capability - so-called symmetric IGBT
- With $\mathrm{N}^{+}$buffer layer, junction $\mathrm{J}_{1}$ has small breakdownvoltage and thus IGBT has little reverse blocking capability -anti-symmetric IGBT
- Buffer layer speeds up device turn-off


## IGBT On-state Operation



- MOSFET section designed to carry most of the IGBT collector current
- On-state $\mathrm{V}_{\mathrm{CE}}$ (on) $=$ $\mathrm{V}_{\mathrm{J} 1}+\mathrm{V}_{\mathrm{drift}}+\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\text {channel }}$
- Hole injection into drift region from $\mathrm{J}_{1}$ minimizes $V_{\text {drift }}$.


## Approximate Equivalent Circuits for IGBTs



- Approximate equivalent circuit for IGBT valid for normal operating conditions.

- IGBT equivalent circuit showing transistors comprising the parasitic thyristor.


## Static Latchup of IGBTs



Conduction paths causing lateral voltage drops and turn-on of parasitic thyristor if current in this path is too large

- Lateral voltage drops, if too large, will forward bias junction J3.
- Parasitic npn BJT will be turned on, thus completing turn-on of parasitic thyristor.
- Large power dissipation in latchup will destroy IGBT unless terminated quickly. External circuit must terminate latchup - no gate control in latchup.


## Dynamic Latchup Mechanism in IGBTs



- MOSFET section turns off rapidly and depletion layer of junction J 2 expands rapidly into $\mathrm{N}^{-}$layer, the base region of the pnp BJT.
- Expansion of depletion layer reduces base width of pnp BJT and its a increases.
- More injected holes survive traversal of drift region and become "collected" at junction J2.
- Increased pnp BJT collector current increases lateral voltage drop in p-base of npn BJT and latchup soon occurs.
- Manufacturers usually specify maximum allowable drain current on basis of dynamic latchup.


## Internal Capacitances Vs Spec Sheet Capacitances



## IGBT Turn-on Waveforms

- Turn-on waveforms for IGBT embedded in a stepdown converter.
- Very similar to turn-on waveforms of MOSFETs.
- Contributions to $t_{v f 2}$.
- Increase in $\mathrm{C}_{\mathrm{ge}}$ of MOSFET section at low collector-emitter voltages.
- Slower turn-on of pnp BJT section.



## IGBT Turn-off Waveforms



Copyright © by John Wiley \& Sons 2003

- Turn-off waveforms for IGBT embedded in a stepdown converter.
- Current "tailing" ( $\mathrm{t}_{\mathrm{f} 2}$ ) due to stored charge trapped in drift region (base of pnp BJT) by rapid turn-off of MOSFET section.
- Shorten tailing interval by either reducing carrier lifetime or by putting $\mathrm{N}^{+}$buffer layer adjacent to injecting $\mathrm{P}^{+}$layer at drain.
- Buffer layer acts as a sink for excess holes otherwise trapped in drift region becasue lifetime in buffer layer can be made small without effecting on-state losses buffer layer thin compared to drift region.


## IGBT Safe Operating Area



- Maximum collector-emitter voltages set by breakdown voltage of pnp transistor 2500 v devices available.
- Maximum collector current set by latchup considerations - 100 A devices can conduct 1000 A for $10 \mu \mathrm{sec}$ and still turn-off via gate control.
- Maximum junction temp. $=150 \mathrm{C}$.
- Manufacturer specifies a maximum rate of increase of re-applied collector-emitter voltage in order to avoid latchup.


## Development of PSpice IGBT Model



- Nonlinear capacitors Cdsj and Ccer due to $\mathrm{N}^{-P}$ junction depletion layer.
- Nonlinear capacitor Cebj + Cebd due to $\mathrm{P}^{+} \mathrm{N}^{+}$junction
- MOSFET and PNP BJT are intrinsic (no parasitics) devices
- Nonlinear resistor Rb due to conductivity modulation of $\mathrm{N}^{-}$drain drift region of MOSFET portion.
- Nonlinear capacitor Cgdj due to depletion region of drain-body junction ( $\mathrm{N}^{-P}$ junction).
- Reference - "An

Experimentally Verified IGBT Model
Implemented in the SABER Circuit
Simulator", Allen R.
Hefner, Jr. and Daniel M. Diebolt, IEEE Trans. on Power Electronics,
Vol. 9, No. 5, pp. 532-
542, (Sept., 1994)

- Circuit model assumes that latchup does not occur and parasitic thyristor does not turn.


## Parameter Estimation for PSpice IGBT Model

- Built-in IGBT model requires nine parameter values.
- Parameters described in Help files of Parts utility program.
- Parts utility program guides users through parameter estimation process.
- IGBT specification sheets provided by manufacturer provide sufficient informaiton for general purpose simulations.
- Detailed accurate simulations, for example device dissipation studies, may require the user to carefully characterize the selected IGBTs.

- Built-in model does not model ultrafast IGBTs with buffer layers (punch-through IGBTs) or reverse free-wheeling diodes


## PSpice IGBT - Simulation Vs Experiment



## Lecture Notes

## Emerging Devices

## Outline

- Power JFET Devices
- Field-Controlled Thyristor
- MOS-Controlled Thyristor
- High Voltage Integrated Circuits/ Discrete Modules
- New Semiconductor Materials


## Power JFET Geometry



N -channel JFET


P-channel JFET

- Gate-source geometry highly interdigitated as in MOSFETs.
- Width $\mathrm{w}=\mu \mathrm{ms}$ to a few tens of $\mu \mathrm{ms} ; \mathrm{l}_{\mathrm{c}}<\mathrm{w} ; \mathrm{l}_{\mathrm{gs}}$ minimized.
- $1_{g d}$ set by blocking voltage considerations.



## Power JFET I-V Characteristics

## Output characteristics



Transfer curve.


- Power JFET is a normally-on device. Substantial current flows when gatesource voltage is equal to zero.
- Opposite to BJTs, MOSFETs, and IGBTs which are normally-off devices.


## Controlling Potential Barrier in JFETs



Copyright © by John Wiley \& Sons 2003

- $\left|\mathrm{V}_{\mathrm{GS}}\right|>\left|\mathrm{V}_{\mathrm{p}}\right|$ (pinchoff voltage) potential barrier to electron flow from source to drain created. No drain current can flow.
- Suppress potential barrier by increasing $\mathrm{V}_{\mathrm{DS}}$ at fixed $\mathrm{V}_{\mathrm{GS}}$. When $\mathrm{V}_{\mathrm{DS}}>\mu \mathrm{IV}_{\mathrm{GS}} \mid$ substantial drain currents flow.
- Blocking capability limited by magnitude of electric field in drift region. Longer drift regions have larger blocking voltage capability.
- Normally-off JFET created by having narrow enough channel width so that the channel is pinched off at zero gate-source voltage.


## JFET On and Off States



- Channel open between drain and source.

JFET in blocking state


- Channel pinched-off (closed) between drain and source.


## Bipolar Static Induction Transistor (BSIT)

BSIT in blocking state


- Channel width and channel doping chosen so that at zero gate-source voltage, depletion layers of gate-channel junction pinch-off the channel.
- Narrower channel than normally-on JFET.

JFET in on-state


- Forward bias gate-channel junction to reduce depletion region width and open up channel.
- Substantial current flow into gate.


## JFET Switching Characteristics

- Equivalent circuits of JFETS nearly identical to those of MOSFETs
- Switching waveforms nearly identical to those of MOSFETs including values of various switching time intervals
- JFET $\mathrm{V}_{\mathrm{GS}}$ starts at negative values and steps to zero at turn-on while MOSFET $\mathrm{V}_{\mathrm{GS}}$ starts at zero and steps to positive value at turn-on
- FET on-state losses somewhat higher than for MOSFET - technology related not fundamental
- Normally-off JFET (Bipolar static induction transistor or BSIT) switching characteristics more similar to those of BJT
- Differences between BSIT and BJT observable mainly at turn-off

1. BSIT has no quasi-saturation region and thus only one current fall time (no current tailing) at turn-off.
2. Overall turn-off times of BSIT shorter than for BJT
3. Differences due to fact that BSIT has no in-line pn junction that can block sweep-out of excess carriers as does BJT

## Field-Controlled Thyristor (FCT)

Vertical Cross-section

Circuit symbol


- Sometimes termed a bipolar static induction thyristor (BSIThy).


## FCT I-V Characteristics



Copyright © by John Wiley \& Sons 2003

- FCT has a normally-on characteristic.
- Can be made to have a normally-off characteristic.

1. Reduce channel width so that zero-bias depletion layer width of gate-channel junction pinches off channel
2. Then termed a bipolar static induction thyristor (BSIThy).

## Physical Operation of FCT

- FCT essentially a power JFET with an injecting contact at the drain
- Injecting contact causes conductivity modulation of drain drift region and results in much lower on-state losses
- At turn-off, gate draws large negative current similar to a GTO because of stored charge in drift region
- FCT not a latching switch as is a GTO. FCT has no regenerative action.
- FCT can be made a normally-off device by using narrow channel widths so that zero-bias width gate depletion layer pinchs off channel.
- Cascode switching circuit.
- Implement a normallyoff composite switch.
- R1 and R2 insure that voltage across MOSFET not overly large. Permits use of low voltage-high current device.


R1 >> R2 $\approx 1-10 \mathrm{Meg}$
Emerging Devices - 10

## FCT Switching Characteristics

- FCT switching waveforms qualitatively similar to thyristor or GTO including large negative gate current at turn-off.
- FCT has gate-controlled turn-on and turn-off capabilities similar to GTO.
- FCT switching times somewhat shorter than GTO.
- Gate drive must be continuously applied to FCT because FCT has no latching characteristic.
- FCT has much larger re-applied dv/dt rating than GTO because of lack of latching action.
- FCT hasdi/dt limits because of localized turn-on and then expansion of turned-on region across entire device cross-section.


## JFET-Based Devices Vs Other Power Devices

- Blocking voltage capability of JFETs comparable to BJTs and MOSFETs.
- JFET on-state losses higher than MOSFETs - technology limitation.
- Switching speeds of normally-on JFET somewhat slower than those of MOSFET - technology limitation.
- BSIT switching times comparable to BJTs - in principle should be faster because of lack of inline pn junction trapping stored charge at turn-off.
- No second breakdown in normally-on JFETs, similar to MOSFETs.
- BSITs and BSIThy have and possibly limitations.
- JFET-based power devices much less widely used because of normally-on characteristic. This has also slowed research and development efforts in these devices compared to other devices.


## P-MCT (P-type MOS-controlled Thyristor

Unit cell vertical cross-section


- Complete MCT composed of tens of thousands of identical cells connected in parallel.
- P-designation refers to doping of the lightly-doped $\mathrm{P}^{-}$layer which contains the depletion layer of the blocking junction.
- Note that ON and OFF FETs are positioned at the anode end of the device.


## P-MCT Equivalent Circuit \& Circuit Symbol

P-MCT equivalent circuit
$\underline{\text { P-MCT circuit symbol }}$


- P-MCT used with anode grounded.
- Gate-anode voltage is input drive voltage.
- Use P-MCT in circuits with negative voltages.


## N-MCT (N-type MOS-controlled Thyristor

Vertical cross-section of N-MCT unit cell


- N-MCT composed of thousands of cells connected electrically in parallel.
- N -designation refers to the $\mathrm{N}^{-}$layer which contains the depletion layer of the blocking junction.
- Note that the ON and OFF FETs are positioned at the cathode end of the device.


## N-MCT Equivalent Circuit \& Circuit Symbol



- N-MCT used with cathode grounded.
- Gate-cathode voltage is input drive voltage.
- Use N-MCT in circuits with positive voltages.


## Gate-controlled Turn-on of MCTs

- Turn on MCT by turning on the ON-FET
- Positive gate-cathode voltage for N-MCT
- Negative gate-anode voltage for P-MCT
- These polarities of gate voltage automatically keep the OFF-FET in cutoff.
- ON-FET delivers base current to the low-gain BJT in the thyristor equivalent circuit and activates that BJT.
- PNP transistor in the N-MCT
- NPN transistor in the P-MCT
- Low-gain transistor activates the higher gain transistor and thyristor latches on.
- Once higher gain transistor, which is in parallel with ON-FET is activated, current is shunted from ON-FET to the BJT and the ON-FET carries very little current in the MCT on-state.
- Only $5-10 \%$ of the cells have an ON-FET.
- Cells are close-packed. Within one excess carreier diffusion length of each other.
- Adjacent cells without an ON-FET turned on via diffusion of excess carriers from turned-on cell.


## Gate-controlled Turn-off of MCTs

- Turn MCT off by turning on the OFF-FET
- Negative gate-cathode for the N-MCT
- Positive gate-anode voltage for the P-MCT
- These gate voltage polarities automatically keep the ON-FET in cut-off.
- OFF-FET shunts base current away from the higher gain BJT in the thyristor equivalent circuit and forces it to cut-off.
- NPN transistor in the N-MCT.
- PNP transistor in the P-MCT.
- Cut-off of higher gain BJT then forces low-gain BJT into cut-off.
- Every MCT cell has an OFF-FET.
- OFF-FET kept activated during entire MCT off-state to insure no inadvertent activation of the thyristor.


## Maximum Controllable Anode Current

- If drain-source voltage of OFF-FET reaches approximately 0.7 V during turn-off, then MCT may remain latched in on-state.
- Higher-gain BJT remains on if OFF-FET voltage drop, which is the base-emitter voltage of the BJT reaches 0.7 volts.
- Thus maximum on-state current that can be turned off by means of gate control.
- P-MCT have approximately three times larger gate-controlled anode current rating than a similar (same size and voltage rating) N-MCT.
- OFF-FET of the P-MCT is an n-channel MOSFET which has three times larger channel mobility than the p-channel OFF-FET of the N -MCT.


## Rationale of OFF-FET Placement

- Turning off the BJT with the larger value of $\square$ most effective way to break the latching condition
$\square_{1}+\square_{2}=1$
- BJT with the smaller base width has the larger value of $\square$.
- P-MCT ; PNP BJT has smaller base width
- N-MCT ; NPN BJT has smaller base width
- OFF-FET put in parallel with baseemitter of larger gain BJT so that OFF-FET shorts out base-emitter when the FET is activated.

P-MCT cross-section showing $\underline{\text { rationale for OFF-FET placement }}$


## MCT Switching Waveforms



N-MCT Step-down Converter


P-MCT Step-down Converter


Emerging Devices - 21

## MCT Turn-on Process

- Turn-on delay time $\mathrm{t}_{\mathrm{d}, \mathrm{on}}$ - time required for gate voltage to reach ON-FET threshold starting from reverse-bias value of $\mathrm{V}_{\mathrm{GG} \text {,off }}$
- Current rise time $t_{\text {ri1 }}$ and $t_{\text {ri2 }}$
- $\mathrm{t}_{\text {ri1 }}$; ON-FET turns on accepting all the current the gate drive voltage will permit. ON-FET in its active region.
- $\mathrm{t}_{\text {ri2 }}$; NPN and PNP BJTs turn on and current shunted away from ON-FET. BJTs and ON-FET in their active regions.
- Voltage fall time $\mathrm{t}_{\mathrm{fv} 1}$ and $\mathrm{t}_{\mathrm{fv} 2}$
- $\mathrm{t}_{\mathrm{fv} 1}$; BJTs in their active regions so voltage fall initially fast.
- $\mathrm{t}_{\mathrm{fv} 2}$; BJTs in quasi-saturation, so their gain is reduced and rate of voltage fall decreases.
- At end of voltage fall time interval, BJTs enter hard saturation and MCT is in the on-state.
- Gate-cathode voltage should reach final on-state value in times no longer than a specified maximum value (typically 200 nsec ). Insure that all paralleled cells turn on at the same time to minimize current crowding problems.
- Keep gate-cathode at on-state value for the duration of the on-state to minimize likelyhood of inadvertant turn-off of some cells if current is substantially reduced during on-state.


## MCT Turn-off Process

- Turn-off delay time $\mathrm{t}_{\mathrm{d} \text {,off }}$ - time required to turn-off the ON-FET, activate the OFFFET, and break the latching condition by pulling the BJTs out of hard saturation and into quasi-saturation.
- Requires removal of substantial amount of stored charge, especially in the base regions of the two BJTs ( $\mathrm{n}_{1}$ and $\mathrm{p}_{2}$ thyristor layers).
- Voltage rise times $\mathrm{t}_{\mathrm{rv} 1}$ and $\mathrm{t}_{\mathrm{rv} 2}$
- $t_{r v 1}$; time required to remove sufficient stored charge so that BJTs leave quasisaturation and enter active region and blocking junction $\left(\mathrm{J}_{2}\right)$ becomes reversebiased.
- $\mathrm{t}_{\text {rv2 }}$; BJTs in active region and their larger gain causes anode voltage to rapidly complete growth to power supply voltage $\mathrm{V}_{\mathrm{d}}$
- Current fall time $\mathrm{t}_{\mathrm{fi} 1}$ and $\mathrm{t}_{\mathrm{fi} 2}$
- $\mathrm{t}_{\mathrm{fi} 1}$; Initial rapid fall in current until high gain BJT (NPN BJT in the P-MCT equivalent circuit) goes into cutoff.
- $\mathrm{t}_{\mathrm{f} i 2}$; stored charge still remaining in base (drift region of thyristor) of the low-gain BJT removed in this interval. The open-base nature of the turn-off casuses longer time interval giving a "tail" to the anode current decay.
- Gate-cathode voltage kept at off-state value during entire off-state interval to prevent accidental turn-on.


## MCT Operating Limitations

- $\mathrm{I}_{\text {max }}$ set by maximum controllable anode current. Presently available devices have 50-100 A ratings.
- $\mathrm{V}_{\text {max }}$ set by either breakover voltage of thyristor section or breakdown rating of the OFF-FET. Presently available devices rated at 600 V. 1000-2000 v devices prototyped.
- $\frac{{ }^{\mathrm{dv}} \mathrm{DS}}{\mathrm{dt}}$ limited by mechanisms identical to those in thyristors. Presently available devices rated at 5001000 V/sec.
- $\frac{{ }^{\mathrm{di}} \mathrm{D}}{\mathrm{dt}}$ limited by potential current crowding problems. Presently available devices rated at $500 \mathrm{~A} / \mathrm{sec}$.
- MCT safe operating area. Very conservatively estimated.



## High Voltage (Power) Integrated Circuits

- Three classes of power ICs

1. Smart power or smart/intelligent switches

- Vertical power devices with on-chip sense and protective features and possibly drive and control circuits

2. High voltage integrated circuits (HVICs)

- Conventional ICs using low voltage devices for control and drive circuits and lateral high voltage power devices

3. Discrete modules

- Multiple chips mounted on a common substrate. Separate chips for drive, control, and power switch and possibly other functions.
- PIC rationale
- Lower costs
- Increased functionality
- Higher reliability
- Less circuit/system complexity


## Issues Facing PIC Commercialization

- Technical issues
- Electrical isolation of high voltage devices from low voltage components
- Thermal management - power devices generally operate at higher temperatures than low power devices/circuits.
- On-chip interconnections with HV conductor runs over low voltage devices/regions.
- Fabrication process should provide full range of devices and components - BJTs, MOSFETs, diodes, resistors, capacitors, etc.
- Economic issues
- High up-front development costs
- Relative cost of the three classes of PICs
- Need for high volume applications to cover development expenses.


## Dielectric Isolation



- Dielectrically isolated tubs $\mathrm{SiO}_{2}$ isolation and silicon thin film overgrowth.


A


Clean, flat surfaces contacted at elevated temperatures under pressure B


Wafers bonded together metallurgically

Top Si wafer thinned for circuit fabrication

Si wafer with SiO 2
Bottom wafer dielectrically isolated from top thin Si film

## Self-Isolation and Junction Isolation



- Self-isolation - only feasible with MOSFET devices.

- Junction isolation.


## High-Voltage Low-Voltage Cross-overs



- Field-crowding and premature breakdown.

- Use of field shields to minimize field crowding problems at HV/LV cross-overs.


## Smart or Intelligent Switch Using MOSFETs



- Cross-sectional diagram of switch.
- Circuit diagram

- Add additional components on vertical MOSFET wafer as long as no major process changes required.
- PN junction formed from $\mathrm{N}^{-}$drift region and P-body region always reverse-biased if drain of power MOSFET positive respect to source. Provides electrical isolation of the two MOSFETs.


## Smart Power Switch Using BJTs



- Double epitaxial process squence
- P-epi grown on $\mathrm{N}^{+}$substrate
- $\mathrm{N}^{+}$buried layer diffused in next
- N-epi for drift region grown over P-epi
- $\mathrm{P}^{+}$isolation diffusions to P -epi
- Diffusion for base and emitters of BJTs


## High Voltage Integrated Circuits (HVICs)



HVIC using
junction isolation

HVIC using self-
isolation

## Discrete Module Example - IXYS I ${ }^{3}$ M IGBT Module



## IGCT - Integrated Gate Commutated Thyristor



- Specially designed GTO with low inductance gate drive circuit
- Ratings
- Blocking voltage -4500 V
- Controllable on-state current - 4000A
- Average fwd current - 1200A
- Switching times $-10 \mu \mathrm{sec}$

- Approximate gate drive circuit
- $\quad$ Ion $\approx 500 \mathrm{~A} 10 \mu \mathrm{sec}$
- Ioff - full forward current 10 usec
- Very low series inductance - 3 nH


## Emitter Turn-off Thyristor



- Performance similar to IGCTs
- Advantages over IGCTs
- Simpler drive circuit
- Easier to parallel - MOSFETs in series with GTO

have positive temperature coefficient
- Series MOSFETs can be used for overcurrent sensing


## Economic Considerations in PIC Availability

- PIC development costs (exclusive of production costs)
- Discrete modules have lower development costs
- Larger development costs for smart switches and HVICs
- Production costs (exclusive of development costs) of smart switches and HVICs lower than for discrete modules.
- Reliability of smart switches and HVICs better than discrete modules.
- Greater flexibility/functionality in discrete modules
- Wider range of components - magnetics, optocouplers
- PICs will be developed for high volume applications
- Automotive electronics
- Telecommunications
- Power supplies
- Office automation equipment
- Motor drives
- Flourescent lighting ballasts


## Summary of Silicon Power Device Capabilities



## New Semiconductor Materials for Power Devices

- Silicon not optimum material for power devices
- Gallium arsenide promising material
- Higher electron mobilities (factor of about 5-6) - faster switching speeds and lower on-state losses
- Larger band-gap $\mathrm{E}_{\mathrm{g}}$ - higher operating temperatures
- Silicon carbide another promising materials
- Larger bandgap than silicon or GaAs
- Mobilities comparable to Si
- Significantly larger breakdown field strength
- Larger thermal conductivity than Si or GaAs
- Diamond potentially the best materials for power devices
- Largest bandgap
- Largest breakdown field strength
- Largest thermal conductivity
- Larger mobilities than silicon but less than GaAs


## Properties of Important Semiconductor Materials

| Property | Si | GaAs | 3C-SiC | 6H-SiC | Diamond |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bandgap @ $300{ }^{\circ} \mathrm{K}$ [ev ] | 1.12 | 1.43 | 2.2 | 2.9 | 5.5 |
| Relative dielectric constant | 11.8 | 12.8 | 9.7 | 10 | 5.5 |
| Saturated drift velocity [ $\mathrm{cm} / \mathrm{sec}$ ] | $1 \times 10^{7}$ | $2 \times 10^{7}$ | $2.5 \times 10^{7}$ | $2.5 \times 10^{7}$ | $2.7 \times 10^{7}$ |
| Thermal conductivity <br> [Watts/cm- ${ }^{\circ} \mathrm{C}$ ] | 1.5 | 0.5 | 5.0 | 5.0 | 20 |
| Maximum operating temperature [ ${ }^{\circ} \mathrm{K}$ ] | 300 | 460 | 873 | 1240 | 1100 |
| Intrinsic carrier density $\left[\mathrm{cm}^{-3}\right] @ 25^{\circ} \mathrm{C}$ | $10^{10}$ | $10^{7}$ | - | - | - |
| Melting temperature $\left[{ }^{\circ} \mathrm{C}\right]$ | 1415 | 1238 | $\begin{aligned} & \text { Sublime } \\ & >1800 \end{aligned}$ | Sublime $>1800$ | Phase <br> change |
| Electron mobility <br> @ $300{ }^{\circ} \mathrm{K}\left[\mathrm{cm}^{2} / \mathrm{V}-\mathrm{sec}\right]$ | 1400 | 8500 | 1000 | 600 | 2200 |
| Breakdown electric field [V/cm] | $2-3 \times 10^{5}$ | $4 \times 10^{5}$ | $2 \times 10^{6}$ | $2 \times 10^{6}$ | $1 \times 10^{7}$ |

## On-State Resistance Comparison with Different Materials

- Specific drift region resistance of majority carrier device
- $\mathrm{R}_{\mathrm{on}} \cdot \mathrm{A} \approx \frac{4 " \mathrm{q}^{\prime \prime}\left(\mathrm{BV}_{\mathrm{BD}}\right)^{2}}{\mathrm{e}^{\prime} \mathrm{m}_{\mathrm{n}}{ }^{\prime\left(\mathrm{E}_{\mathrm{BD}}\right)^{3}}}$
- Normalize to silicon - assume identical areas and breakdown voltages

$$
\frac{\mathrm{R}_{\mathrm{on}}(\mathrm{x}) \text { "A }}{\mathrm{R}_{\mathrm{on}}(\mathrm{Si})^{\prime \mathrm{A}}}=\text { resistance ratio }=\frac{{ }^{\mathrm{e}_{\mathrm{Si}}{ }^{\prime \prime} \mathrm{m}_{\mathrm{Si}}}}{\mathrm{e}_{\mathrm{x}}{ }^{" m} \mathrm{~m}_{\mathrm{x}}} \frac{\mathrm{~F}_{\mathrm{BD}, \mathrm{Si}}{ }^{3}}{\mathrm{E}_{\mathrm{BD}, \mathrm{x}}}
$$

- Numerical comparison


## Material

Si
GaAs
SiC
Diamond

Resistance Ratio
1
$6.4 \times 10^{-2}$
$9.6 \times 10^{-3}$
$3.7 \times 10^{-5}$

## Material Comparison: PN Junction Diode Parameters

- Approximate design formulas for doping density and drift region length of HV pn junctions
- Based on step junction $\mathrm{P}^{+} \mathrm{N}^{-} \mathrm{N}^{+}$structure
- $\mathrm{N}_{\mathrm{d}}=$ drift region doping level $\approx \frac{\mathrm{e}^{\prime}\left[\mathrm{E}_{\mathrm{BD}}\right]^{2}}{2 \mathrm{q}^{2} \mathrm{BV}}$
- $\mathrm{W}_{\mathrm{d}}=$ drift region length $\approx \frac{2^{\prime \prime} \mathrm{BV}_{\mathrm{BD}}}{\mathrm{E}_{\mathrm{BD}}}$
- Numerical comparison-1000 V breakdown rating

| Material | $\mathbf{N}_{\mathbf{d}}$ | $\mathbf{W}_{\mathbf{d}}$ |
| :--- | :---: | :---: |
| Si | $1.3 \times 10^{14}$ | $\mathrm{~cm}^{-3}$ |
| GaAs | $5.7 \times 10^{14}$ | $67 \mu \mathrm{~m}$ |
| SiC | $1.1 \times 10^{16}$ | 50 |
| Diamond | $1.5 \times 10^{17}$ | 10 |
|  |  | 2 |

## Material Comparison: Carrier Lifetime Requirements

- Drift region carrier lifetime required for 1000 V pn junction diode
- Approximate design formula based on step junction

$$
\square \approx \frac{\mathrm{q}^{\prime} \mathrm{W}_{\mathrm{d}}^{2}}{\mathrm{k}^{\prime} \mathrm{T}^{\prime \prime} \mathrm{m}_{\mathrm{n}}}=\frac{4 \mathrm{q} \mathrm{q}^{\prime \prime}\left[\mathrm{BV}_{\mathrm{BD}}\right]^{2}}{\mathrm{k}^{\prime \mathrm{T}} \mathrm{~m}_{\mathrm{n}} "\left[\mathrm{E}_{\mathrm{BD}}\right]^{2}}
$$

- Numerical comparison

| Material | Lifetime |
| :--- | :--- |
| Si | $1.2 \mu \mathrm{sec}$ |
| GaAs | $0.11 \mu \mathrm{sec}$ |
| SiC | 40 nsec |
| Diamond | 7 nsec |

- $\quad$ Shorter carrier lifetimes mean faster switching minority carrier devices such as BJTs, pn junction diodes, IGBTs, etc.


## Recent Advances/Benchmarks

- Gallium arsenide
- 600 V GaAs Schottky diodes announced by Motorola. 250 V available from IXYS
- 3" GaAs wafers available
- Silicon carbide
- 3" wafers available from Cree Research - expensive
- 600V -6A Schottky diodes available commercially - Infineon Technologies AG (Siemens spinoff)
- Controlled switches also demonstrated
- $1800 \mathrm{~V}-3 \mathrm{~A}$ BJT with beta of 20
- 3100V-12A GTO
- Diamond
- Polycrystalline diamond films of several micron thickness grown over large (square centimeters) areas
- Simple device structures demonstrated in diamond films.
- PN junctions
- Schottky diodes


## Projections

- GaAs
- Devices such as Schottky diodes which are preesently at or near commercial introduction will become available and used.
- GaAs devices offer only incremental improvements in performance over Si devices compared to SiC or diamond.
- Broad introduction of several types of GaAs-based power devices unlikely.
- SiC
- Rapid advances in SiC device technology
- Spurred by the great potential improvement in SiC devices compared to Si devices.
- Commercially available SiC power devices within 5-10 years.
- Diamond
- Research concentrated in improving materials technology.
- Growth of single crystal material
- Ancilliary materials issues - ohmic contacts, dopants, etc.
- No commercially available diamond-based power devices in the forseeable future (next 10-20 years).


## Lecture Notes

## Snubber Circuits

## Outline

A. Overview of Snubber Circuits
B. Diode Snubbers
C. Turn-off Snubbers
D. Overvoltage Snubbers
E. Turn-on Snubbers
F. Thyristor Snubbers

## Overview of Snubber Circuits for Hard-Switched Converters

## Function: Protect semiconductor devices by:

- Limiting device voltages during turn-off transients
- Limiting device currents during turn-on transients
- Limiting the rate-of-rise (di/dt) of currents through the semiconductor device at device turn-on
- Limiting the rate-of-rise (dv/dt) of voltages across the semiconductor device at device turn-off
- Shaping the switching trajectory of the device as it turns on/off


## Types of Snubber Circuits

1. Unpolarized series R-C snubbers

- Used to protect diodes and thyristors

2. Polarized R-C snubbers

- Used as turn-off snubbers to shape the turn-on switching trajectory of controlled switches.
- Used as overvoltage snubbers to clamp voltages applied to controlled switches to safe values.
- Limit dv/dt during device turn-off


## 3. Polarized L-R snubbers

- Used as turn-on snubbers to shape the turn-off switching trajectory of controlled switches.
- Limit di/dt during device turn-on


## Need for Diode Snubber Circuit



- $L_{\square}=$ stray inductance
- $\mathrm{S}_{\mathrm{W}}$ closes at $\mathrm{t}=0$
- $R_{S}-C_{S}=$ snubber circuit

- Diode breakdown if $V_{d}+L_{\square} \frac{d i}{d t}>B V_{B D}$


## Equivalent Circuits for Diode Snubber



- Worst case assumptiondiode snaps off instantaneously
- Simplified snubber the capacitive snubber

- $R_{S}=0$
- $\mathrm{V}_{\mathrm{Cs}}=-\mathrm{V}_{\mathrm{Df}}$ at end of diode recovery
- Governing equation $-\frac{d^{2} v_{C s}}{d t^{2}}+\frac{v_{C s}}{L_{\square} C_{s}}=\frac{V_{d}}{L_{\square} C_{s}}$
- Boundary conditions $-\mathrm{v}_{\mathrm{Cs}}\left(\mathrm{O}^{+}\right)=0$ and $\mathrm{i}_{\mathrm{L} \square}\left(\mathrm{O}^{+}\right)=\mathrm{I}_{\mathrm{rr}}$


## Performance of Capacitive Snubber

- $\quad v_{C s}(t)=v_{d}-v_{d} \cos \left(\square_{o} t\right)+v_{d} \sqrt{\frac{C_{\text {base }}}{C_{s}}} \sin \left(\square_{o} t\right)$
- $\quad \square_{0}=\frac{1}{\sqrt{L_{\square} C_{s}}} \quad ; \quad C_{\text {base }}=L_{\square} \frac{I_{1 r r}[P}{V_{d}}$
- $v_{c s, \max }=v_{d} \exists^{1}+\sqrt{1+\frac{c_{\text {base }}}{c_{s}}} \sharp$



## Effect of Adding Snubber Resistance

Snubber Equivalent Circuit


- Governing equation $L_{\square} \frac{d^{2} i}{d t^{2}}+R_{s} \frac{d i}{d t}+\frac{i}{C_{s}}=0$
- Boundary conditions

$$
i\left(0^{+}\right)=I_{r r} \quad \text { and } \quad \frac{d i\left(0^{+}\right)}{d t}=\frac{V_{d}-I_{r r} R_{s}}{L_{\square}}
$$

Diode voltage as a function of time

$$
\begin{aligned}
& \frac{\mathrm{V}_{\mathrm{df}}}{\mathrm{~V}_{\mathrm{d}}}(\mathrm{t})=-1-\frac{\mathrm{e}-\mathrm{\square}}{\sqrt{\square} \cos (\square)} \sin \left(\square_{\mathrm{a}} \mathrm{t}-\square+\square\right) ; \mathrm{R}_{\mathrm{s}} \leq 2 \mathrm{R}_{\mathrm{b}} \\
& \mathrm{D}_{\mathrm{a}}=\square_{\mathrm{o}} \sqrt{1-\left(\square / \square_{\mathrm{o}}\right)^{2}} ; \square=\frac{\mathrm{R}_{\mathrm{s}}}{2 \mathrm{~L}_{\square}} ; \square_{\mathrm{o}}=\frac{1}{\sqrt{\mathrm{~L}_{\square} \mathrm{C}_{\mathrm{s}}}} ; \square=\tan ^{-1} \frac{\square(2-\mathrm{x}) \sqrt{\square}}{\square \sqrt{4-\square \mathrm{x}^{2}}} \\
& \square=\frac{\mathrm{C}_{\mathrm{s}}}{\mathrm{C}_{\mathrm{b}}} ; \mathrm{x}=\frac{\mathrm{R}_{\mathrm{s}}}{\mathrm{R}_{\mathrm{b}}} ; \mathrm{R}_{\mathrm{b}}=\frac{\mathrm{V}_{\mathrm{d}}}{\mathrm{I}_{\mathrm{rr}}} ; \mathrm{C}_{\mathrm{b}}=\frac{\mathrm{L}_{\square}\left[\mathrm{I}_{\mathrm{rr}}\right]^{2}}{\mathrm{~V}_{\mathrm{d}}^{2}} ; \square=\tan ^{-1}\left(\square / \square_{\mathrm{a}}\right)
\end{aligned}
$$

## Performance of R-C Snubber

- $\quad$ At $t=t_{m} V_{D f}(t)=V_{\text {max }}$
- $\mathrm{t}_{\mathrm{m}}=\frac{\tan ^{-1}\left(\mathrm{\square}_{\mathrm{a}} / \square\right)}{\mathrm{D}_{\mathrm{a}}}+\frac{\square-\mathrm{\square}}{\mathrm{D}_{\mathrm{a}}} \geq 0$
- $\frac{V_{\text {max }}}{V_{d}}=1+\sqrt{1+\square^{-1}-x} \exp \left(-\square t_{m}\right)$
- $\quad \square=\frac{C_{S}}{C_{\text {base }}} \quad$ and $\quad \mathrm{x}=\frac{\mathrm{R}_{\mathrm{S}}}{R_{\text {base }}}$
- $C_{\text {base }}=\frac{L_{s} I_{r r}{ }^{2}}{V_{d}{ }^{2}} \quad$ and $\quad R_{\text {base }}=\frac{V_{d}}{I_{r r}}$



## Diode Snubber Design Nomogram



## Need for Snubbers with Controlled Switches

Step-down converter


- $\mathrm{L}_{1}, \mathrm{~L}_{2}, \mathrm{~L}_{3}=$ stray inductances
- $L \square=L_{1}+L_{2}+L_{3}$

- Overvoltage at turn-off due to stray inductance
- Overcurrent at turn-on due to diode reverse recovery


## Turn-off Snubber for Controlled Switches



Step-down converter with turn-off snubber


Equivalent circuit during switch turn-off.

- Simplifying assumptions

1. No stray inductance.
2. $\mathrm{i}_{\mathrm{sw}}(\mathrm{t})=\mathrm{I}_{\mathrm{o}}\left(1-\mathrm{t} / \mathrm{t}_{\mathrm{fi}}\right)$
3. $\mathrm{i}_{\mathrm{sw}}(\mathrm{t})$ uneffected by snubber circuit.

## Turn-off Snubber Operation

- Capacitor voltage and current for $0<t<t_{f i} \quad i_{C s}(t)=\frac{I_{0} t}{t_{f i}} \quad$ and $v_{C s}(t)=\frac{I_{O} t^{2}}{2 C_{S} t_{f i}}$
- For $\mathrm{C}_{\mathrm{s}}=\mathrm{C}_{\mathrm{s} 1}, \mathrm{v}_{\mathrm{Cs}}=\mathrm{V}_{\mathrm{d}}$ at $\mathrm{t}=\mathrm{t}_{\mathrm{fi}}$ yielding $\mathrm{C}_{\mathrm{s} 1}=\frac{\mathrm{I}_{\mathrm{o}} \mathrm{t}_{\mathrm{fi}}}{2 \mathrm{~V}_{\mathrm{d}}}$

Circuit waveforms for varying values of $C_{S}$


## Benefits of Snubber Resistance at Switch Turn-on



## Effect of Turn-off Snubber Capacitance



Energy dissipation
$\mathrm{W}_{\mathrm{R}}=$ dissipation in resistor
$\mathrm{W}_{\mathrm{T}}=$ dissipation in switch $\mathrm{S}_{\mathrm{W}}$
$C_{s 1}=\frac{I_{o} t_{f i}}{2 V_{d}}$
$\mathrm{W}_{\text {total }}=\mathrm{W}_{\mathrm{R}}+\mathrm{W}_{\mathrm{T}}$
$\mathrm{W}_{\text {base }}=0.5 \mathrm{~V}_{\mathrm{d}} \mathrm{l}_{\mathrm{o}} \mathrm{t}_{\mathrm{fi}}$

Switching trajectory

## Turn-off Snubber Design Procedure

Selection of $\mathrm{C}_{\underline{s}}$

- Minimize energy dissipation $\left(\mathrm{W}_{\mathrm{T}}\right)$ in BJT at turn-on
- Minimize $\mathrm{W}_{\mathrm{R}}+\mathrm{W}_{\mathrm{T}}$
- Keep switching locus within RBSOA
- Reasonable value is $\mathrm{C}_{\mathrm{S}}=\mathrm{C}_{\mathrm{s} 1}$

$$
\text { Selection of } \mathrm{R}_{\underline{\mathrm{S}}}
$$

Snubber recovery time (BJT in on-state)

- Capacitor voltage $=\mathrm{V}_{\mathrm{d}} \exp \left(-\mathrm{t} / \mathrm{R}_{\mathrm{S}} \mathrm{C}_{\mathrm{s}}\right)$
- Time for $\mathrm{v}_{\mathrm{Cs}}$ to drop to $0.1 \mathrm{~V}_{\mathrm{d}}$ is $2.3 \mathrm{R}_{\mathrm{S}} \mathrm{C}_{\mathrm{s}}$
- BJT must remain on for a time of $2.3 \mathrm{R}_{\mathrm{S}} \mathrm{C}_{\mathrm{s}}$
- Limit $\mathrm{i}_{\mathrm{cap}}\left(0^{+}\right)=\frac{\mathrm{V}_{\mathrm{d}}}{\mathrm{R}_{\mathrm{s}}}<\mathrm{I}_{\mathrm{rr}}$
- Usually designer specifies $\mathrm{I}_{\mathrm{rr}}<0.2 \mathrm{I}_{\mathrm{O}}$ so $\frac{\mathrm{V}_{\mathrm{d}}}{\mathrm{R}_{\mathrm{s}}}=0.2 \mathrm{I}_{\mathrm{O}}$


## Overvoltage Snubber



- Step-down converter with overvoltage snubber comprised of $D_{o v}, C_{o v}$, and $R_{o v}$.
- Overvoltage snubber limits overvoltage (due to stray I nductance) across Sw as it turns off.

- Switch $\mathrm{S}_{\mathrm{w}}$ waveforms without overvoltage snubber
- $\quad \mathrm{t}_{\mathrm{fi}}=$ switch current fall time ; $\mathrm{kV} \mathrm{d}_{\mathrm{d}}=$ overvoltage on $\mathrm{S}_{\mathrm{w}}$

- $L_{\square}=\frac{k V_{d} t_{f i}}{I_{0}}$


## Operation of Overvoltage Snubber



- $\mathrm{D}_{\mathrm{ov}}, \mathrm{C}_{\mathrm{ov}}$ provide alternate path for inductor current as $S_{w}$ turns off.
- Switch current can fall to zero much faster than $\mathrm{L}_{\mathrm{s}}$ current.
- $D_{f}$ forced to be on (approximating a short ckt) by $\mathrm{I}_{\mathrm{o}}$ after $S_{w}$ is off.
- Equivalent circuit after turn-off of $S_{w}$.
- $D_{o v}$ on for $0<t<\frac{\pi \sqrt{L_{\square} C_{o v}}}{2}$
- $\mathrm{t}_{\mathrm{fi}} \ll \frac{\pi \sqrt{\mathrm{L}_{\square} C_{o v}}}{2}$


$$
v_{\operatorname{Cov}}\left(0^{+}\right)=\mathrm{v}_{\mathrm{d}} \quad \mathrm{i}_{\mathrm{L}}\left(0^{+}\right)=\mathrm{I}_{0}
$$

$-\mathrm{V}_{\mathrm{d}} \quad{ }^{\mathrm{C}_{\mathrm{ov}}}{ }_{-}{ }^{\mathrm{v}_{\mathrm{Cov}}}$



- Energy transfer from $L_{\square}$ to $\mathrm{C}_{\mathrm{OV}}$
$\frac{C_{o v}\left(\mathrm{DV}_{\mathrm{Sw}, \max }\right)^{2}}{2}=\frac{\mathrm{L}_{\mathrm{D}}\left(\mathrm{I}_{0}\right)^{2}}{2}$


## Overvoltage Snubber Design

- $\mathrm{C}_{\mathrm{ov}}=\frac{\mathrm{L}_{\mathrm{s}} \mathrm{I}_{\mathrm{o}}{ }^{2}}{\left(\mathrm{\square} \mathrm{v}_{\mathrm{sw}, \mathrm{max}}\right)^{2}}$
- Limit $\square \mathrm{v}_{\mathrm{sw}, \max }$ to $0.1 \mathrm{~V}_{\mathrm{d}}$
- Using $L_{s}=\frac{k V_{d} t_{f i}}{I_{o}}$ in equation for $C_{o v}$ yields
- $\mathrm{C}_{\mathrm{ov}}=\frac{\mathrm{kV}_{\mathrm{d}^{\mathrm{t}}} \mathrm{fi}_{\mathrm{o}}{ }^{2}}{\mathrm{I}_{\mathrm{o}}\left(0.1 \mathrm{~V}_{\mathrm{d}}\right)^{2}}=\frac{100 \mathrm{k}_{\mathrm{tif}} \mathrm{I}_{\mathrm{o}}}{\mathrm{V}_{\mathrm{d}}}$
- $\mathrm{C}_{\mathrm{ov}}=200 \mathrm{k} \mathrm{C}_{\mathrm{s} 1}$ where $\mathrm{C}_{\mathrm{s} 1}=\frac{\mathrm{t}_{\mathrm{fil}}}{2 \mathrm{~V}_{\mathrm{d}}}$ which is used in turn-off snubber
- Recovery time of $\mathrm{C}_{\mathrm{ov}}$ ( $2.3 \mathrm{R}_{\mathrm{ov}} \mathrm{C}_{\mathrm{ov}}$ ) must be less than off-time duration, $\mathrm{t}_{\mathrm{off}}$, of the switch Sw .
- $\mathrm{R}_{\mathrm{ov}} \approx \frac{\mathrm{t}_{\text {off }}}{2.3 \mathrm{C}_{\mathrm{ov}}}$


## Turn-on Snubber



Step-down converter with turn-on snubber

- Snubber reduces $\mathrm{V}_{\mathrm{sw}}$ at switch turn-on due drop across inductor $\mathrm{L}_{\mathrm{s}}$.
- Will limit rate-of-rise of switch current if $L_{s}$ is sufficiently large.


## Turn-on Snubber Operating Waveforms

Small values of snubber inductance ( $\mathrm{L}_{\mathrm{s}}<\mathrm{L}_{\mathrm{s} 1}$ )

- $\frac{\mathrm{di}_{\mathrm{sw}}}{\mathrm{dt}}$ controlled by switch $\mathrm{S}_{\mathrm{w}}$ and drive circuit.
- $\square v_{s w}=\frac{L_{s} l_{o}}{t_{r i}}$


Large values of snubber inductance $\left(L_{s}>L_{s 1}\right)$

- $\frac{\mathrm{di}_{\mathrm{sw}}}{\mathrm{dt}}$ limited by circuit to $\frac{\mathrm{V}_{\mathrm{d}}}{\mathrm{L}_{\mathrm{s}}}<\frac{\mathrm{I}_{\mathrm{o}}}{\mathrm{t}_{\mathrm{ri}}}$
- $\mathrm{L}_{\mathrm{s} 1}=\frac{\mathrm{V}_{\mathrm{d}} \mathrm{t}_{\text {ri }}}{\mathrm{I}_{\mathrm{o}}}$
- $\quad I_{r r}$ reduced when $L_{s}>L_{s 1}$ because $I_{r r}$ proportional to $\sqrt{\frac{d i_{s w}}{d t}}$



## Turn-on Snubber Recovery at Switch Turn-off



- Assume switch current fall time $t_{r i}=0$.
- Inductor current must discharge thru $\mathrm{D}_{\mathrm{Ls}}-\mathrm{R}_{\mathrm{Ls}}$ series segment.

- Switch waveforms at turn-off with turn-on snubber in circuit.
- Overvoltage smaller if $\mathrm{t}_{\mathrm{fi}}$ smaller.
- Time of $2.3 \mathrm{~L}_{\mathrm{S}} / \mathrm{R}_{\mathrm{Ls}}$ required for inductor current to decay to $0.1 \mathrm{I}_{\mathrm{o}}$
- Off-time of switch must be $>2.3 \mathrm{~L}_{\mathrm{s}} / \mathrm{R}_{\mathrm{Ls}}$


## Turn-on Snubber Design Trade-offs

## Selection of inductor

- Larger $\mathrm{L}_{\mathrm{S}}$ decreases energy dissipation in switch at turn-on
- $\mathrm{W}_{\mathrm{SW}}=\mathrm{W}_{\mathrm{B}}\left(1+\mathrm{I}_{\mathrm{rr}} / \mathrm{I}_{\mathrm{O}}\right)^{2}\left[1-\mathrm{L}_{\mathrm{S}} / \mathrm{L}_{\mathrm{S} 1}\right]$
- $\mathrm{W}_{\mathrm{B}}=\mathrm{V}_{\mathrm{d}} \mathrm{I}_{\mathrm{o}} \mathrm{t}_{\mathrm{fi}} / 2$ and $\mathrm{L}_{\mathrm{s} 1}=\mathrm{V}_{\mathrm{d}} \mathrm{t}_{\mathrm{fi}} / \mathrm{I}_{\mathrm{O}}$
- $\mathrm{L}_{\mathrm{S}}>\mathrm{L}_{\mathrm{S} 1} \mathrm{~W}_{\mathrm{SW}}=0$
- Larger $\mathrm{L}_{\mathrm{S}}$ increases energy dissipation in $\mathrm{R}_{\mathrm{Ls}}$
- $\mathrm{W}_{\mathrm{R}}=\mathrm{W}_{\mathrm{B}} \mathrm{L}_{\mathrm{S}} / \mathrm{L}_{\mathrm{s} 1}$
- $\mathrm{L}_{\mathrm{S}}>\mathrm{L}_{\mathrm{S} 1}$ reduces magnitude of reverse recovery current $\mathrm{I}_{\mathrm{rr}}$
- Inductor must carry current $\mathrm{I}_{\mathrm{O}}$ when switch is on - makes inductor expensive and hence turn-on snubber seldom used


## $\underline{\text { Selection of resistor }} \mathrm{R}_{\mathrm{Ls}}$

- Smaller values of $\mathrm{R}_{\mathrm{Ls}}$ reduce switch overvoltage $\mathrm{I}_{\mathrm{O}} \mathrm{R}_{\mathrm{Ls}}$ at turn-off
- Limiting overvoltage to $0.1 \mathrm{~V}_{\mathrm{d}}$ yields $\mathrm{R}_{\mathrm{Ls}}=0.1 \mathrm{~V}_{\mathrm{d}} / \mathrm{I}_{\mathrm{O}}$
- Larger values of $\mathrm{R}_{\mathrm{Ls}}$ shortens minimum switch off-time of $2.3 \mathrm{~L}_{\mathrm{S}} / \mathrm{R}_{\mathrm{Ls}}$


## Thyristor Snubber Circuit

3-phase thyristor circuit with snubbers

- $\mathrm{v}_{\mathrm{an}}(\mathrm{t})=\mathrm{V}_{\mathrm{s}} \sin (\square \mathrm{t}), \mathrm{v}_{\mathrm{bn}}(\mathrm{t})=\mathrm{V}_{\mathrm{s}} \sin \left(\square \mathrm{t}-120^{\circ}\right)$, $\mathrm{v}_{\mathrm{cn}}(\mathrm{t})=\mathrm{V}_{\mathrm{s}} \sin \left(\square \mathrm{t}-240^{\circ}\right)$



## Phase-to-neutral waveforms

- $\mathrm{v}_{\mathrm{LL}}(\mathrm{t})=\sqrt{3} \mathrm{~V}_{\mathrm{s}} \sin \left(\square \mathrm{t}-60^{\circ}\right)$
- Maximum rms line-to-line voltage $\mathrm{V}_{\mathrm{LL}}=\sqrt{\frac{3}{2}} \mathrm{~V}_{\mathrm{S}}$



## Equivalent Circuit for SCR Snubber Calculations

## Assumptions

- Trigger angle $\bar{C}=90^{\circ}$ so that $\mathrm{v}_{\mathrm{LL}}(\mathrm{t})=$ maximum $=\sqrt{2} \mathrm{~V}_{\mathrm{LL}}$
- Reverse recovery time $\mathrm{t}_{\mathrm{rr}}$ << period of ac waveform so that $v_{L L}(t)$ equals a constant value of $v_{b a}\left(\square t_{1}\right)=\sqrt{2} V_{L L}$
- Worst case stray inductance $L_{\square}$ gives rise to reactance equal to or less than $5 \%$ of line impedance.
- Line impedance $=\frac{\mathrm{V}_{\mathrm{S}}}{\sqrt{2} \mathrm{I}_{\mathrm{a} 1}}=\frac{\sqrt{2} \mathrm{~V}_{\mathrm{LL}}}{\sqrt{6} \mathrm{I}_{\mathrm{a} 1}}=\frac{\mathrm{V}_{\mathrm{LL}}}{\sqrt{3} \mathrm{I}_{\mathrm{a} 1}}$
where $\mathrm{I}_{\mathrm{a} 1}=\mathrm{rms}$ value of fundamental component of the
Equivalent circuit after T1 reverse recovery line current.

- $\quad L_{\square}=0.05 \frac{V_{L L}}{\sqrt{3} \mathrm{I}_{\mathrm{a} 1}}$


## Component Values for Thyristor Snubber

- Use same design as for diode snubber but adapt the formulas to the thyristor circuit notation
- Snubber capacitor $C_{s}=C_{\text {base }}=L_{\square}$

- From snubber equivalent circuit $2 L_{\square} \frac{d i}{d t}=\sqrt{2} V_{L L}$
- $I_{r r}=\frac{d i_{L \square}}{d t} t_{r r}=\frac{\sqrt{2} V_{L L}}{2 L_{\square}} t_{r r}=\frac{\sqrt{2} V_{L L}}{2 \frac{0.05 V_{L L}}{\sqrt{3} I_{a 1} \square}} t_{r r}=25 \square I_{a 1} t_{r r}$
- $V_{d}=\sqrt{2} V_{L L}$
- $C_{s}=C_{\text {base }}=\frac{0.05 V_{L L}}{\sqrt{3} I_{a 1} \square} \nVdash \frac{\square I_{a 1} t_{r r} G^{2}}{\sqrt{2} V_{L L}} \exists^{2}=\frac{8.7 \quad \square I_{a 1} t_{r r}}{V_{L L}}$
- Snubber resistance $R_{s}=1.3 \mathrm{R}_{\text {base }}=1.3 \frac{\mathrm{~V}_{\mathrm{d}}}{\mathrm{I}_{\mathrm{rr}}}$
- $\quad R_{S}=1.3 \frac{\sqrt{2} V_{L L}}{25 \square I_{a 1} t_{r r}}=\frac{0.07 V_{L L}}{\square I_{a 1} t_{r r}}$
- Energy dissipated per cycle in snubber resistance $=W_{R}$
- $W_{R}=\frac{L_{\square} I_{r}}{2}+\frac{C_{s} V_{d}{ }^{2}}{2}=18 \square I_{a 1} V_{L L}\left(t_{r r}\right)^{2}$


## Drive Circuits

## Outline

- Drive circuit design considerations
- DC-coupled drive circuits
- Isolated drive circuits
- Protection measures in drive circuits
- Component/circuit layout considerations


## Functionality of Gate/Base Drive Circuits

- Turn power switch from off-state to on-state
- Minimize turn-on time through active region where power dissipation is large
- Provide adequate drive power to keep power switch in on-state
- Turn power switch from on-state to off-state
- Minimize turn-off time through active region wherepower dissipation is large
- Provide bias to insure that power switch remains off
- Control power switch to protect it when overvoltages or overcurrents are sensed
- Signal processing circuits which generate the logic control signals not considered part of the drive circuit
- Drive circuit amplifies control signals to levels required to drive power switch
- Drive circuit has significant power capabilities compared to logic level signal processing circuits
- Provide electrical isolation when needed between power switch and logic level signal processing/control circuits


## Drive Circuit Design Considerations

- Drive circuit topologies
- Output signal polarity - unipolar or bipolar
- AC or DC coupled
- Connected in shunt or series with power switch
- Output current magnitude
- Large $\mathrm{I}_{\mathrm{on}}$ shortens turn-on time but lengthens turn-off delay time

- Large $\mathrm{I}_{\text {off }}$ shortens turn-off time but lengthens turn-on delay time
- Provisions for power switch protection
- Overcurrents
- Blanking times for bridge circuit drives


Bipolar

- Waveshaping to improve switch performance
- Controlled di $\mathrm{B}_{\mathrm{B}} / \mathrm{dt}$ for BJT turn-off
- Anti-saturation diodes for BJT drives
- Speedup capacitors
- Front-porch/backporch currents
- Component layout to minimize stray inductance and shielding from switching noise


## Unipolar DC-coupled Drive Circuit - BJT Example

- Circuit operation
- $\quad \mathrm{V}_{\text {control }}>\mathrm{V}_{\text {reference }}-$ BJT at comparator output on which puts $Q_{p n p}$ and $Q_{s w}$ on
- $\quad \mathrm{V}_{\text {control }}<\mathrm{V}_{\text {reference }}-$ BJT at comparator output off which turns $Q_{p n p}$ off and thus $Q_{s w}$ off
- Design procedure
- $\quad R_{2}=\frac{V_{B E, o f f}}{I_{B, o f f}} ; I_{B, \text { off }}$ based on desired turn-off time.
- $I_{\text {pnp }}=I_{B, o n}+\frac{V_{B E, o n}}{R_{2}} ; I_{B, o n}$ value based on BJT beta and value of $\mathrm{I}_{\mathrm{O}}$.
- $\quad V_{B B}=V_{C E, o n}\left(Q_{p n p}\right)+R_{1}{ }^{I} C, p n p+V_{B E, o n}\left(Q_{S w}\right)$
- $\quad \mathrm{V}_{\mathrm{BB}}=8$ to 10 V ; compromise between larger values which minimize effects of $V_{B E}$ variations and smaller values which minimize power dissipation in drive circuit



## Unipolar DC-coupled Drive Circuits- MOSFET examples



## Bipolar DC-coupled Drive Circuit- BJT Example



- $\mathrm{V}_{\text {control }}<\mathrm{V}_{\text {reference }}$ - comparator output low, $\mathrm{T}_{\mathrm{B}-}$ on and $\mathrm{Q}_{\mathrm{sw}}$ off.
- Large reverse base current flows to minimize turn-off time and base-emitter of $\mathrm{Q}_{\mathrm{sw}}$ reversed biased to insure offstate.
- $\mathrm{V}_{\text {control }}>\mathrm{V}_{\text {reference }}$ - comparator output high, $\mathrm{T}_{\mathrm{B}+}$ on and $\mathrm{Q}_{\mathrm{sw}}$ on.
- Large forward base current to minimize turn-on time and to insure saturation of $\mathrm{Q}_{\text {sw }}$ for low on-state losses


## Bipolar DC-coupled Drive Circuit- MOSFET Example



- Bipolar drive with substantial output current capability

- Simple bipolar drive circuit with moderate (1 amp)output current capability


## Need for Electrical Isolation of Drive Circuits

- Negative half cycle of $\mathrm{v}_{\mathrm{s}}(\mathrm{t})$ - positive dc rail near safety ground potential. T . emitter potential large and negative with respect to safety and logic ground
- Postive half cycle of $\mathrm{v}_{\mathrm{s}}(\mathrm{t})$ - negative dc rail near safety ground potential. $\mathrm{T}_{+}$ emitter substantially positive with espect to safety ground if $\mathrm{T}_{-}$is off
- Variation in emitter potentials with respect to safety and logic ground means that electrical isolation of emitters from logic ground is needed.



## Methods of Control Signal Isolation



- Isolated dc power supplies for drive circuits

[^0]
## Opto-Coupler Isolated BJT Drive



## Transformer-coupled BJT Drive



## Opto-Coupler Isolated MOSFET Drives



## Isolated Drives Without Auxiliary DC Supplies <br> - Proportional Flyback BJT Example

- Regenerative circuit operation
- $\mathrm{T}_{1}$ on - current $\mathrm{i}_{\mathrm{p}}=\mathrm{V}_{\mathrm{BB}} / \mathrm{R}_{\mathrm{p}}$ and $\mathrm{Q}_{\mathrm{sw}}$ off

- Circuit design must insure turn-off $\mathrm{i}_{\mathrm{B}}$ has adequate negative magnitude and duration
- Best suited for high frequency operation - lower volt-second requirements on transformer.
- Also best suited for limited variations in duty cycle


## Isolated Drives Without Auxiliary DC Supplies - MOSFET Example



Most suitable for applications where duty cycle D is $50 \%$ or less. Positive-going secondary voltage decreases as D increases.

## Isolated Drive Without Auxiliary DC Supplies - MOSFET Example



Zener diode voltage $\mathrm{V}_{\mathrm{Z}}$ must be less than negative pulse out of transformer secondary or pulse will not reach MOSFET gate to turn it off.

## Isolated Drive Without Auxiliary DC Supplies - MOSFET Example



## Emitter-Open Switching of BJTs



- Circuit operation

- Turn on power BJT by turning on MOSFET $\mathrm{T}_{\mathrm{E}}$.
- Turn off power BJT by turning off MOSFET T $\mathrm{T}_{\mathrm{E}}$.
- Collector current flows out base as negative base current.
- Greater $i_{B}$ (off) compared to standard drive circuits $i_{C}=b i_{B}$ (off) removes stored charge much faster
- Turn off times reduced (up to ten times).
- On-state losses of series combination of MOSFET and BJT minimized.
- Low voltage MOSFET which has low losses can be used. Maximum off-state MOSFET voltage limited by Zener diode.
- BJT base emitter junction reverse biased when $\mathrm{T}_{\mathrm{E}}$ off so breakdown rating of BJT given by $\mathrm{BV}_{\mathrm{CBO}}$ instead o of $\mathrm{BV}_{\text {CEO }}$. With lower $\mathrm{BV}_{\text {CEO }}$ rating, BJT losses in on-state reduced.
- Circuit also useful for GTOs and FCTs.

Copyright © by John Wiley \& Sons 2003

## Thyristor Gate Drive Circuit



Delay angle block is commercially available integrated circuit TCA780 circuit family

## Thyristor Gate Drive Circuit (cont.)



Thyristor gate drive waveforms


Gate pulse amplifier

## GTO Gate Drive Circuit



- Turn on $\mathbf{T}_{\mathrm{G} 1}$ and $\mathrm{T}_{\mathrm{G} 2}$ to get large front-porch current
- Turn off $\mathbf{T}_{\mathbf{G} 1}$ after some specified time to reduce total gate current to back-porch value.


## Overcurrent Protection With Drive Circuits



- Point C one diode drop above $\mathrm{V}_{\mathrm{CE}(\text { sat })}$ when BJT is on. Overcurrent will increase $\mathrm{V}_{\mathrm{CE}}$ and thus potential at C .
- If C rises above a threshold value and control signal is biasing BJT on, overcurrent protection block will turn off BJT. Conservate design would keep BJT off until a manual reset had been done.


## Limiting Overcurrents by Limiting On-state Base Current



- Stepdown converter with short curcuit at $\mathrm{t}=\mathrm{t} \mathrm{sc}$

- Overcurrent limited to $\mathrm{I}_{\mathrm{C}(\text { on }) \max }<\mathrm{I}_{\mathrm{C}, \mathrm{sc}}$ by keeping $\mathrm{I}_{\mathrm{B}, \max }<\mathrm{I}_{\mathrm{C}, \mathrm{sc}} / \mathrm{b}$
- $\mathrm{I}_{\mathrm{C}, \mathrm{sc}}=$ maximum allowable instantaneous collector current
- Same approach can be used with MOSFETs and IGBTs. $\mathrm{V}_{\mathrm{GS}}$ mustbe restricted to keep drain current to safe values.


## Blanking Times in Bridge Circuit Drives



- Turn off $\mathrm{T}+$ before turning on

T- in order to avoid cross -conduction (shorting out of Vd)


## Drive Circuit Waveshaping for Improved Operation




- Anti-saturation diode $\mathrm{D}_{\mathrm{as}}$ keeps $\mathrm{Q}_{\mathrm{sw}}$ active.
- $\mathrm{V}_{\mathrm{AE}}=\mathrm{V}_{\mathrm{BE}(\text { on })}+\mathrm{V}_{\mathrm{D} 1}=\mathrm{V}_{\mathrm{CE}(\text { on })}+\mathrm{V}_{\text {das }}$
- $\mathrm{V}_{\mathrm{CE}(\text { (on })}=\mathrm{V}_{\text {BE(on) }}>\mathrm{V}_{\mathrm{CE}(\text { sat })}$ because $\mathrm{V}_{\mathrm{D} 1}=\mathrm{V}_{\text {das }}$
- $\mathrm{D}_{\mathrm{s}}$ provides path for negative base current at $\mathrm{Q}_{\mathrm{sw}}$ turn-off.
- Storage delay time at turn-off reduced but on-state losses increase slightly.


## Drive Circuit Waveshaping (cont.)



Front porch, back porch gate/base currents at

## turn-on

- Faster turn-on without putting device deeply into on-state where turn-off delay time will be substantially increased.
- Applicable to BJTs, MOSFETs, IGBTs, and GTOs.


## Circuit/Component Layout Considerations



Prime consideration is minimizing stray inductance

- Stray inductance in series with high-voltage side of power device $\mathrm{Q}_{\mathrm{sw}}$ causes overvoltage at turnoff.
- Stray inductance in series with low-voltage side power device $\mathrm{Q}_{\mathrm{sw}}$ can cause oscill-ations at turnon and turn-off.
- One cm of unshielded lead has about 5 nH of series inductance.


Use shielded conductors to connect drive circuit to power switch if there must be any appreciable separation (few cm or more) between them

Some power devices provided with four leads, two input leads and two power leads, to minimize stray inductance in input circuit.

Lecture Notes

## Heat Sinks and Component Temperature Control

## Need for Component Temperature Control

- All components, capacitors, inductors and transformers, and semiconductor devices and circuits have maximum operating temperatures specified by manufacturer.
- Component reliability decreases with increasing temperature.Semiconductor failure rate doubles for every $10-15^{\circ} \mathrm{C}$ increase in temperature above $50^{\circ} \mathrm{C}$ (approx. rule-of-thumb).
- High component operating temperatures have undesirable effects on components.

Capacitors Magnetic Components
Electrolyte evaporation rate increases significantly with temperature increases
and thus shortens lifetime.

- Losses (at constant power input) increase above 100 ${ }^{\circ} \mathrm{C}$
- Winding insulation (lacquer or varnish) degrades above $100^{\circ} \mathrm{C}$

Semconductors

- Unequal power sharing in paralleled or seriesed devices.
- Reduction in breakdown voltage in some devices.
- Increase in leakage currents.
- Increase in switching times.


## Temperature Control Methods

- Control voltages across and current through components via good design practices.
- Snubbers may be required for semiconductor devices.
- Free-wheeling diodes may be needed with magnetic components.
- Use components designed by manufacturers to maximize heat transfer via convection and radiation from component to ambient.
- Short heat flow paths from interior to component surface and large component surface area.
- Component user has responsibility to properly mount temperature-critical components on heat sinks.
- Apply recommended torque on mounting bolts and nuts and use thermal grease between component and heat sink.
- Properly design system layout and enclosure for adequate air flow so that heat sinks can operate properly to dissipate heat to the ambient.


## Heat Conduction Thermal Resistance

Generic geometry of heat flow via conduction


- Heat flow $\mathrm{P}_{\text {cond }}\left[\mathrm{W} / \mathrm{m}^{2}\right]=\square \mathrm{A}\left(\mathrm{T}_{2}-\mathrm{T}_{1}\right) / \mathrm{d}=\left(\mathrm{T}_{2}-\mathrm{T}_{1}\right) / \mathrm{R}_{\text {पcond }}$
- Thermal resistance $\mathrm{R}_{\text {[cond }}=\mathrm{d} /[\mathrm{A}]$
- Cross-sectional area $\mathrm{A}=\mathrm{hb}$
- $\quad \mathrm{C}=$ Thermal conductivity has units of $\mathrm{W}-\mathrm{m}^{-1} \mathrm{-}^{\circ} \mathrm{C}^{-1}\left(\mathrm{D}_{\mathrm{Al}}=220 \mathrm{~W}-\mathrm{m}^{-1} \mathrm{I}^{\circ} \mathrm{C}^{-1}\right)$.
- Units of thermal resistance are ${ }^{\circ} \mathrm{C} / \mathrm{W}$


## Thermal Equivalent Circuits

- Heat flow through a structure composed of layers of different materials.

- Thermal equivalent circuit simplifies calculation of temperatures in various parts of structure.

- $\mathrm{T}_{\mathrm{i}}=\mathrm{P}_{\mathrm{d}}\left(\mathrm{R}_{\square \mathrm{cic}}+\mathrm{R}_{\square \mathrm{cs}}+\mathrm{R}_{\square \mathrm{ga}}\right)+\mathrm{T}_{\mathrm{a}}$
- If there parallel heat flow paths, then thermal resistances of the parallel paths combine as do electrical resistors in parallel.


## Transient Thermal Impedance

- Heat capacity per unit volume $\mathrm{Cv}=\mathrm{dQ} / \mathrm{dT} \quad$ [Joules $\left./{ }^{\circ} \mathrm{C}\right]$ prevents short duration high power dissipation surges from raising component temperature beyond operating limits.
- Transient thermal equivalent circuit. $\mathrm{C}_{\mathrm{s}}=\mathrm{C}_{\mathrm{v}} \mathrm{V}$ where V is the volume of the component.

- Transient thermal impedance $\mathrm{Z}_{\mathrm{D}}(\mathrm{t})=\left[\mathrm{T}_{\mathrm{j}}(\mathrm{t})-\mathrm{T}_{\mathrm{a}}\right] / \mathrm{P}(\mathrm{t})$

- $\Pi_{\square}=\pi R_{\square} C_{s} / 4=$ thermal time
constant
- $T_{j}\left(t=\square_{\mathrm{G}}\right)=0.833 \mathrm{P}_{\mathrm{o}} \mathrm{R}_{\square}$


## Application of Transient Thermal Impedance

- Symbolic response for a rectangular power dissipation pulse $\mathrm{P}(\mathrm{t})=\mathrm{Po}\left\{\mathrm{u}(\mathrm{t})-\mathrm{u}\left(\mathrm{t}-\mathrm{t}_{1}\right)\right\}$.
- $\mathrm{T}_{\mathrm{j}}(\mathrm{t})=\operatorname{Po}\left\{\mathrm{Z}_{\square}(\mathrm{t})-\mathrm{Z}_{\mathrm{D}}\left(\mathrm{t}-\mathrm{t}_{\mathrm{i}}\right)\right\}$



- Symbolic solution for half sine power dissipation pulse.
- $\mathrm{P}(\mathrm{t})=\mathrm{P}_{\mathrm{o}}\{\mathrm{u}(\mathrm{t}-\mathrm{T} / 8)-\mathrm{u}(\mathrm{t}-3 \mathrm{~T} / 8)\}$; area under two curves identical.
- $\mathrm{T}_{\mathrm{j}}(\mathrm{t})=\operatorname{Po}\left\{\mathrm{Z}_{\mathrm{D}}(\mathrm{t}-\mathrm{T} / 8)-\mathrm{Z}_{\mathrm{D}}(\mathrm{t}-3 \mathrm{~T} / 8)\right\}$


## $\mathbf{Z}_{\square}$ for Multilayer Structures

- Multilayer geometry

- Transient thermal equivalent circuit


Copyright © by John Wiley \& Sons 2003

- Transient thermal impedance (asymptotic) of multilayer structure assuming widely separated thermal time constants.


## Heat Sinks

- Aluminum heat sinks of various shapes and sizes widely available for cooling components.
- Often anodized with black oxide coating to reduce thermal resistance by up to $25 \%$.
- Sinks cooled by natural convection have thermal time constants of 4-15 minutes.
- Forced-air cooled sinks have substantially smaller thermal time constants, typically less than one minute.
- Choice of heat sink depends on required thermal resistance, $\mathrm{R}_{[\mathrm{sa}}$, which is determined by several factors.
- Maximum power, $\mathrm{P}_{\text {diss }}$, dissipated in the component mounted on the heat sink.
- Component's maximum internal temperature, $\mathrm{T}_{\mathrm{j}, \max }$
- Component's junction-to-case thermal resistance, $\mathrm{R}_{\text {[ic }}$.
- Maximum ambient temperature, $\mathrm{T}_{\mathrm{a}, \max }$.
- $\mathrm{R}_{\text {[sa }}=\left\{\mathrm{T}_{\mathrm{j}, \text { max }}-\mathrm{T}_{\mathrm{a}, \text { max }}\right\} \mathrm{P}_{\text {diss }}-\mathrm{R}_{\text {पic }}$
- $\quad \mathrm{P}_{\text {diss }}$ and $\mathrm{T}_{\mathrm{a}, \max }$ determined by particular application.
- $\quad \mathrm{T}_{\mathrm{j}, \max }$ and $\mathrm{R}_{\text {Dic }}$ set by component manufacturer.

Copyright © by John Wiley \& Sons 2003

## Radiative Thermal Resistance

- Stefan-Boltzmann law describes radiative heat transfer.
- $\quad P_{\text {rad }}=5.7 \times 10^{-8} \mathrm{EA}\left[\left(\mathrm{T}_{\mathrm{s}}\right)^{4}-\left(\mathrm{T}_{\mathrm{a}}\right)^{4}\right] ;\left[\mathrm{P}_{\mathrm{rad}}\right]=[$ watts $]$
- $\mathrm{E}=$ emissivity; black anodized aluminum $\mathrm{E}=0.9$; polished aluminum $\mathrm{E}=0.05$
- $\mathrm{A}=$ surface area $\left[\mathrm{m}^{2}\right]$ through which heat radiation emerges.
- $\mathrm{T}_{\mathrm{s}}=$ surface temperature $\left[{ }^{\circ} \mathrm{K}\right]$ of component. $\mathrm{T}_{\mathrm{a}}=$ ambient temperature $\left[{ }^{\circ} \mathrm{K}\right]$.
- $\left(\mathrm{T}_{\mathrm{s}}-\mathrm{T}_{\mathrm{a}}\right) / \operatorname{Prad}=\mathrm{R}_{\text {[rad }}=\left[\mathrm{T}_{\mathrm{s}}-\mathrm{T}_{\mathrm{a}}\right]\left[5.7 \mathrm{EA}\left\{\left(\mathrm{T}_{\mathrm{s}} / 100\right)^{4}-\left(\mathrm{T}_{\mathrm{a}} / 100\right)^{4}\right\}\right]^{-1}$
- Example - black anodized cube of aluminum 10 cm on a side. $\mathrm{T}_{\mathrm{s}}=120^{\circ} \mathrm{C}$ and
$\mathrm{T}_{\mathrm{a}}=20^{\circ} \mathrm{C}$
- $R_{\square . \text { rad }}=[393-293]\left[(5.7)(0.9)(6 x 10-2)\left\{(393 / 100)^{4}-(293 / 100)^{4}\right\}\right]^{-1}$
- $\mathrm{R}_{\text {■rad }}=2.2{ }^{\circ} \mathrm{C} / \mathrm{W}$


## Convective Thermal Resistance

- $\mathrm{P}_{\text {conv }}=$ convective heat loss to surrounding air from a vertical surface at sea level having a height $d_{\text {vert }}$ [in meters] less than one meter.
- $\mathrm{P}_{\text {conv }}=1.34 \mathrm{~A}[\mathrm{Ts}-\mathrm{Ta}]^{1.25} \mathrm{~d}_{\text {vert }}{ }^{-0.25}$
- $A=$ total surface area in $\left[\mathrm{m}^{2}\right]$
- $\mathrm{T}_{\mathrm{s}}=$ surface temperature $\left[{ }^{\circ} \mathrm{K}\right]$ of component. $\mathrm{T}_{\mathrm{a}}=$ ambient temperature $\left[{ }^{\circ} \mathrm{K}\right]$.
$\bullet\left[\mathrm{T}_{\mathrm{s}}-\mathrm{T}_{\mathrm{a}}\right] / \mathrm{P}_{\text {conv }}=\mathrm{R}_{[\text {b.conv }}=\left[\mathrm{T}_{\mathrm{s}}-\mathrm{T}_{\mathrm{a}}\right]\left[\mathrm{d}_{\text {vert }}\right]^{0.25}\left[1.34 \mathrm{~A}\left(\mathrm{~T}_{\mathrm{s}}-\mathrm{T}_{\mathrm{a}}\right)^{1.25}\right]^{-1}$
- $\mathrm{R}_{\mathrm{D}, \text { conv }}=\left[\mathrm{d}_{\text {vert }}{ }^{0.25}\left\{1.34 \mathrm{~A}\left[\mathrm{~T}_{\mathrm{s}}-\mathrm{T}_{\mathrm{a}}\right]^{0.25}\right\}^{-1}\right.$
- Example - black anodized cube of aluminum 10 cm on a side. $\mathrm{T}_{\mathrm{s}}=120^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{a}}=20^{\circ} \mathrm{C}$.
- $\mathrm{R}_{\mathrm{\square} \text { conv }}=\left[10^{-1}\right] 0.25\left([1.34]\left[6 \times 10^{-2}\right][120-20]^{0.25}\right)^{-1}$
- $\mathrm{R}_{\text {[.conv }}=2.2^{\circ} \mathrm{C} / \mathrm{W}$


## Combined Effects of Convection and Radiation

- Heat loss via convection and radiation occur in parallel.
- Steady-state thermal equivalent circuit
- $\mathrm{R}_{\square, \text { sink }}=\mathrm{R}_{\square, \text { rad }} \mathrm{R}_{\square, \text { conv }} /\left[\mathrm{R}_{\square, \text { rad }}+\mathrm{R}_{\square, \text { conv }}\right]$

- Example - black anodized aluminum cube 10 cm per side
- $\mathrm{R}_{\square, \text { rad }}=2.2{ }^{\circ} \mathrm{C} / \mathrm{W}$ and $\mathrm{R}_{\square, \text { conv }}=2.2^{\circ} \mathrm{C} / \mathrm{W}$
- $\mathrm{R}_{\square, \text { sink }}=(2.2)(2.2) /(2.2+2.2)=1.1^{\circ} \mathrm{C} / \mathrm{W}$


## Design of Magnetic Components

|  | Outline |
| :--- | :--- |
| A. | Inductor/Transformer Design Relationships |
| B. | Magnetic Cores and Materials |
| C. | Power Dissipation in Copper Windings |
| D. | Thermal Considerations |
| E. | Analysis of Specific Inductor Design |
| F. | Inductor Design Procedures |
| G. | Analysis of Specific Transformer Design |
| H. | Eddy Currents |
| J. | Transformer Leakage Inductance |
| K. | Transformer Design Procedures |

## Magnetic Component Design Responsibility of Circuit Designer

- Ratings for inductors and transformers in power electronic circuits vary too much for commercial vendors to stock full range of standard parts.
- Instead only magnetic cores are available in a wide range of sizes, geometries, and materials as standard parts.
- Circuit designer must design the inductor/transformer for the particular application.
- Design consists of:

1. Selecting appropriate core material, geometry, and size
2. Selecting appropriate copper winding parameters: wire type, size, and number of turns.


## Review of Inductor Fundamentals

- Assumptions
- No core losses or copper winding losses
- Linearized B-H curve for core with

$$
\square_{\mathrm{m}} \gg \square_{\mathrm{o}}
$$

- $I_{m} \gg g$ and $A \gg g^{2}$
- Magnetic circuit approximations (flux uniform over core cross-section, no fringing flux)
- Starting equations
- $\mathrm{H}_{\mathrm{m}} \mathrm{I}_{\mathrm{m}}+\mathrm{H}_{\mathrm{g}} \mathrm{g}=\mathrm{NI}$ (Ampere's Law)
- $B_{m} A=B_{g} A=\square$ (Continuity of flux assuming no leakage flux)
- $\square_{m} H_{m}=B_{m}$ (linearized B-H curve) ; $\square_{0} H_{g}=B_{g}$
- Results
- $B_{s}>B_{m}=B_{g}=\frac{N I}{I_{m} / \square_{m}+g / \square_{o}}=\square / A$
- $\mathrm{LI}=\mathrm{N} \square ; L=\frac{A N^{2}}{I_{m} / \square_{m}+g / \square_{o}}$


Magnetics - 3

## Review of Transformer Fundamentals

- Assumptions same as for inductor
- Starting equations
- $\mathrm{H}_{1} \mathrm{~L}_{\mathrm{m}}=\mathrm{N}_{1} \mathrm{I}_{1} ; \mathrm{H}_{2} \mathrm{~L}_{\mathrm{m}}=\mathrm{N}_{2} \mathrm{I}_{2}$ (Ampere's Law)
- $H_{m} L_{m}=\left(H_{1}-H_{2}\right) L_{m}=N_{1} l_{1}-N_{2} l_{2}$
- $\mu_{\mathrm{m}} \mathrm{H}_{\mathrm{m}}=\mathrm{B}_{\mathrm{m}}$ (linearized B - H curve)
- $\mathrm{v}_{1}=\mathrm{N}_{1} \frac{\mathrm{~d} \square_{1}}{\mathrm{dt}} ; \mathrm{v}_{2}=\mathrm{N}_{2} \frac{\mathrm{~d} \square_{2}}{\mathrm{dt}}$
(Faraday's Law)
- Net flux $\mathrm{C}=\square_{1}-\square_{2}=\mu_{m} \mathrm{H}_{\mathrm{m}} \mathrm{A}$
$=\frac{\mu_{\mathrm{m}} \mathrm{A}\left(\mathrm{N}_{1} \mathrm{I}_{1}-\mathrm{N}_{2} \mathrm{I}_{2}\right)}{\mathrm{L}_{\mathrm{m}}}$
- Results assuming $\mu_{\mathrm{m}} \square$, i.e. ideal core or ideal transformer approximation.
- $\frac{\square}{\mu_{m}}=0$ and thus $N_{1} I_{1}=N_{2} I_{2}$
- $\frac{d\left(\square_{1}-\square_{2}\right)}{d t}=0=\frac{v_{1}}{N_{1}}-\frac{v_{2}}{N_{2}} ; \frac{v_{1}}{N_{1}}=\frac{v_{2}}{N_{2}}$


Magnetics - 4

## Current/Flux Density Versus Core Size

- Larger electrical ratings require larger current I and larger flux density B.
- Core losses (hysteresis, eddy currents) increase as $\mathrm{B}^{2}$ (or greater)
- Winding (ohmic) losses increase as $\mathrm{I}^{2}$ and are accentuated at high frequencies (skin effect, proximity effect)
- To control component temperature, surface area of component and thus size of component must be increased to reject increased heat to ambient.
- At constant winding current density J and core flux density B, heat generation increases with volume V but surface area only increases as $\mathrm{V}^{2 / 3}$.
- Maximum J and B must be reduced as electrical ratings increase.
- Flux density B must be $<\mathrm{B}_{\text {s }}$
- Higher electrical ratings $\square$ larger total flux $\square$ larger component size
- Flux leakage, nonuniform flux distribution complicate design



## Magnetic Component Design Problem

- Challenge - conversion of component operating specs in converter circuit into component design parameters.
- Goal - simple, easy-to-use procedure that produces component design specs that result in an acceptable design having a minimum size, weight, and cost.
- Inductor electrical (e.g.converter circuit) specifications.
- Inductance value L
- Inductor currents rated peak current I, rated rms current $I_{\text {rms }}$, and rated dc current (if any) $I_{d c}$
- Operating frequency f .
- Allowable power dissipation in inductor or equivalently maximum surface temperature of the inductor $\mathrm{T}_{\mathrm{s}}$ and maximum ambient temperature $\mathrm{T}_{\mathrm{a}}$.
- Transformer electrical (converter circuit) specifications.
- Rated rms primary voltage $\mathrm{V}_{\text {pri }}$
- Rated rms primary current $I_{\text {pri }}^{\text {pri }}$
- Turns ratio $\mathrm{N}_{\text {pri }} / \mathrm{N}_{\text {sec }}$
- Operating frequency f
- Allowable power dissipation in transformer or equivalently maximum temperatures $\mathrm{T}_{\mathrm{s}}$ and $\mathrm{T}_{\mathrm{a}}$
- Design procedure outputs.
- Core geometry and material.
- Core size ( $\mathrm{A}_{\text {core }}, \mathrm{A}_{\mathrm{w}}$ )
- Number of turns in windings.
- Conductor type and area $\mathrm{A}_{\mathrm{cu}}$.
- Air gap size (if needed).
- Three impediments to a simple design procedure.

1. Dependence of $\mathrm{J}_{\mathrm{rms}}$ and $B$ on core size.
2. How to chose a core from a wide range of materials and geometries.
3. How to design low loss windings at high operating frequencies.

- Detailed consideration of core losses, winding losses, high frequency effects (skin and proximity effects), heat transfer mechanisms required for good design procedures.


## Core Shapes and Sizes

- Magnetic cores available in a wide variety of sizes and shapes.
- Ferrite cores available as U, E, and I shapes as well as pot cores and toroids.
- Laminated (conducting) materials available in E, U, and I shapes as well as tape wound toroids and C-shapes.
- Open geometries such as E-core make for easier fabrication but more stray flux and hence potentially more severe EMI problems.
- Closed geometries such as pot cores make for more difficult fabrication but much less stray flux and hence EMI problems.
- Bobbin or coil former provided with most cores.
- Dimensions of core are optimized by the manufacturer so that for a given rating (i.e. stored magnetic energy for an inductor or V-I rating for a transformer), the volume or weight of the core plus winding is minimized or the total cost is minimized.
- Larger ratings require larger cores and windings.
- Optimization requires experience and computerized optimization algorithm.
- Vendors usually are in much better position to do the optimization than the core user.



## Double-E Core Example



Core


Bobbin


Assembled core and winding

| Characteristic | Relative Size | Absolute Size for <br> $\mathbf{a}=\mathbf{1} \mathbf{c m}$ |
| :--- | :---: | :---: |
| Core area $\mathrm{A}_{\text {core }}$ | $1.5 \mathrm{a}^{2}$ | $1.5 \mathrm{~cm}^{2}$ |
| Winding area $\mathrm{A}_{\mathrm{w}}$ | $1.4 \mathrm{a}^{2}$ | $1.4 \mathrm{~cm}^{2}$ |
| Area product $\mathrm{AP}=\mathrm{A}_{\mathrm{w}^{2} \mathrm{~A}_{\mathrm{c}}}$ | $2.1 \mathrm{a}^{4}$ | $2.1 \mathrm{~cm}^{4}$ |
| Core volume $\mathrm{V}_{\mathrm{core}}$ | $13.5 \mathrm{a}^{3}$ | $13.5 \mathrm{~cm}^{3}$ |
| Winding volume $\mathrm{V}_{\mathrm{w}}$ | $12.3 \mathrm{a}^{3}$ | $12.3 \mathrm{~cm}^{3}$ |
| Total surface area of | $59.6 \mathrm{a}^{2}$ | $59.6 \mathrm{~cm}^{2}$ |
| assembled core and |  |  |

## Types of Core Materials

- Iron-based alloys
- Various compositions
- $\mathrm{Fe}-\mathrm{Si}$ (few percent Si )
- Fe-Cr-Mn
- METGLASS (Fe-B, Fe-B-Si, plus many other compositions)
- Important properties
- Resistivity $=(10-100) \square_{\mathrm{Cu}}$
- $\mathrm{B}_{\mathrm{S}}=1-1.8 \mathrm{~T}\left(\mathrm{~T}=\right.$ tesla $\left.=10^{4} \mathrm{oe}\right)$
- METGLASS materials available only as tapes of various widths and thickness.
- Other iron alloys available as laminations of various shapes.
- Powdered iron can be sintered into various core shapes. Powdered iron cores have larger effective resistivities.

[^1]- Ferrite cores
- Various compositions - iron oxides, Fe-Ni-Mn oxides
- Important properties
- Resistivity $\square$ very large (insulator) no ohmic losses and hence skin effect problems at high frequencies.
- $\mathrm{B}_{\mathrm{S}}=0.3 \mathrm{~T}\left(\mathrm{~T}=\right.$ tesla $\left.=10^{4} \mathrm{oe}\right)$


## Hysteresis Loss in Magnetic Materials



- Area encompassed by hysteresis loop equals work done on material during one cycle of applied ac magnetic field. Area times frequency equals power dissipated per unit volume.

- Typical waveforms of flux density, $\mathrm{B}(\mathrm{t})$ versus time, in an inductor.
- Only Bac contributes to hysteresis loss.


## Quantitative Description of Core Losses

- Eddy current loss plus hysteresis loss = core loss.
- Empirical equation $-P_{m, s p}=k f^{a}\left[B_{a c}\right]^{d}$
$f=$ frequency of applied field. $\mathrm{B}_{\mathrm{ac}}=$ base-to-peak value of applied ac field. $k$, a, and d are constants which vary from material to material
- $P_{m, s p}=1.5 \times 10^{-6} \mathrm{f} 1.3\left[\mathrm{Bac}_{\mathrm{ac}}\right]^{2.5}$ $\mathrm{mW} / \mathrm{cm}^{3}$ for 3F3 ferrite. (f in kHz and $B$ in $m T$ )
- $P_{m, s p}=3.2 \times 10^{-6} \mathrm{f} 1.8\left[\mathrm{~B}_{\mathrm{ac}}\right]^{2}$ $\mathrm{mW} / \mathrm{cm}^{3}$ METGLAS 2705M (f in kHz and $B$ in $m T$ )
- Example: 3F3 ferrite with $\mathrm{f}=100 \mathrm{kHz}$ and $\mathrm{B}_{\mathrm{ac}}=100 \mathrm{mT}, \mathrm{P}_{\mathrm{m}, \mathrm{sp}}=60$ $\mathrm{mW} / \mathrm{cm}^{3}$
- 3F3 core losses in graphical form.



## Core Material Performance Factor

- Volt-amp (V-A) rating of transformers proportional to $f \mathrm{~B}_{\mathrm{ac}}$
- Core materials have different allowable values of $B_{a c}$ at a specific frequency. $B_{a c}$ limted by allowable $P_{m, s p}$.
- Most desirable material is one with largest $B_{a c}$.
- Choosing best material aided by defining an emperical performance factor $P F=f B_{a c}$. Plots of $P F$ versus frequency for a specified value of $\mathrm{P}_{\mathrm{m}, \mathrm{sp}}$ permit rapid selection of best material for an application.
- Plot of PF versus frequency at $\mathrm{P}_{\mathrm{m}, \mathrm{sp}}=100 \mathrm{~mW} / \mathrm{cm}^{3}$ for several different ferrites shown below.



## Eddy Current Losses in Magnetic Cores



- $\frac{\mathrm{B}_{\mathrm{i}}(\mathrm{r})}{\mathrm{B}_{\mathrm{O}}}=\exp (\{r-a\} / \square)$
- $\square=$ skin depth $=\sqrt{\frac{2}{\square \square \square}}$
- $\square=2 \pi f, f=$ frequency
- $\square=$ magnetic permeability ; $\square_{0}$ for magnetic materials.
- $\mathrm{Q}=$ conductivity of materis
- Numerical example
- $\square=0.05 \square_{c u} ; \square=10^{3} \square_{o}$ $f=100 \mathrm{~Hz}$
- $\square=1 \mathrm{~mm}$


## Laminated Cores

- Cores made from conductive magnetic materials must be made of many thin laminations. Lamination thickness < skin depth.
- Stacking factor $\mathrm{k}_{\text {stack }}=\frac{\mathrm{t}}{\mathrm{t}+0.05 \mathrm{t}}$



## Eddy Current Losses in Laminated Cores

－Flux $\square(t)$ intercepted by current loop of area $2 x w$ given by $\square(t)=2 x w B(t)$
－Voltage in current loop $v(t)=2 x w \frac{d B(t)}{d t}$ $=2 \mathrm{wx} \square \mathrm{B} \cos (\square \mathrm{t})$
－Current loop resistance $r=\frac{2 w \square_{\text {core }}}{L d x} ; w \gg d$
－Instantaneous power dissipated in thin loop $\square \mathrm{p}(\mathrm{t})=\frac{[\mathrm{v}(\mathrm{t})]^{2}}{\mathrm{r}}$
－Average power $\mathrm{P}_{\text {ec }}$ dissipated in lamination
given by $P_{e c}=\left\langle Z_{\mathrm{C}} \mathrm{p}(\mathrm{t}) \mathrm{dV}\right\rangle=\frac{w L d^{3} \square^{2} B^{2}}{24 \square_{\text {core }}}$
－Average power $\mathrm{P}_{\text {ec }}$ dissipated in lamination
given by $P_{e c}=\langle ⿴ 囗 十 \square(t) d V\rangle=\frac{w L d^{3} \square^{2} B^{2}}{24 \square_{\text {core }}}$
－$P_{e c, s p}=\frac{P_{\text {ec }}}{V}=\frac{w L d^{3} \square^{2} B^{2}}{24 \square_{\text {core }}} \frac{1}{d w L}=\frac{d^{2} \square^{2} B^{2}}{24 \square_{\text {core }}}$
－ $\mathrm{P}_{\mathrm{ec}, \mathrm{sp}}=\frac{\mathrm{P}_{\mathrm{ec}}}{\mathrm{V}}=\frac{\mathrm{wL} \mathrm{d}^{3} \square^{2} \mathrm{~B}^{2}}{24 \square_{\mathrm{core}}} \frac{1}{\mathrm{dwL}}=\frac{\mathrm{d}^{2} \square^{2} \mathrm{~B}^{2}}{24 \square_{\mathrm{core}}}$


## Power Dissipation in Windings

- Average power per unit volume of copper dissipated in copper winding $=\mathrm{P}_{\mathrm{cu}, \mathrm{sp}}=\mathrm{\square}_{\mathrm{cu}}\left(\mathrm{J}_{\mathrm{rms}}\right)^{2}$ where $\mathrm{J}_{\mathrm{rms}}=\mathrm{I}_{\mathrm{rms}} / \mathrm{A}_{\mathrm{cu}}$ and $\square_{\mathrm{cu}}=$ copper resistivity.
- Average power dissipated per unit volume of winding $=\mathrm{P}_{\mathrm{w}, \mathrm{sp}}=\mathrm{k}_{\mathrm{cu}} \square_{\mathrm{cu}}\left(\mathrm{J}_{\mathrm{rms}}\right)^{2} ; \mathrm{V}_{\mathrm{cu}}=\mathrm{k}_{\mathrm{cu}}$ $\mathrm{V}_{\mathrm{W}}$ where $\mathrm{V}_{\mathrm{cu}}=$ total volume of copper in the winding and $\mathrm{V}_{\mathrm{W}}=$ total volume of the winding.
- Copper fill factor $\mathrm{k}_{\mathrm{cu}}=\frac{\mathrm{N} \mathrm{A}_{\mathrm{cu}}}{\mathrm{A}_{\mathrm{w}}}<1$


Double-E core example

- $\mathrm{k}_{\mathrm{cu}}<1$ because:
- Insulation on wire to avoid shorting out adjacent turns in winding.
- Geometric restrictions. (e.g. tight-packed circles cannot cover $100 \%$ of a square area.)


## Eddy Currents Increase Winding Losses

- AC currents in conductors generate ac magnetic fields which in turn generate eddy currents that cause a nonuniform current density in the conductor. Effective resistance of conductor increased over dc value.
- $\mathrm{P}_{\mathrm{w}, \mathrm{sp}}>\mathrm{k}_{\mathrm{cu}} \square_{\mathrm{cu}}\left(\mathrm{J}_{\mathrm{rms}}\right)^{2}$ if conductor dimensions greater than a skin depth.

- $\frac{\mathrm{J}(\mathrm{r})}{\mathrm{J}_{\mathrm{O}}}=\exp (\{\mathrm{r}-\mathrm{a}\} / \square)$
- $\square=$ skin depth $=\sqrt{\frac{2}{\square \square \square}}$
- $\square=2 \pi \mathrm{f}, \mathrm{f}=$ frequency of ac current
- $\square=$ magnetic permeability of conductor;
$\square=\square_{\mathrm{o}}$ for nonmagnetic conductors.
- $\square=$ conductivity of conductor material.
- Numerical example using copper at $100{ }^{\circ} \mathrm{C}$

| Frequency | 50 | 5 | 20 | 500 |
| :---: | :---: | :---: | :---: | :---: |
|  | Hz | kHz | kHz | kHz |
| Skin | 10.6 | 1.06 | 0.53 | 0.106 |
| Depth | mm | mm | mm | mm |

Copyright © by John Wiley \& Sons 2003

- Mnimize eddy currents using Leitz wire bundle. Each conductor in bundle has a diameter less than a skin depth.
- Twisting of paralleled wires causes effects of intercepted flux to be canceled out between adjacent twists of the conductors. Hence little if any eddy currents.


## Proximity Effect Further Increases Winding Losses



- Proximity effect - losses due to eddy current generated by the magnetic field experienced by a particular conductor section but generated by the current flowing in the rest of the winding.
- Design methods for minimizing proximity effect losses discussed later.


## Minimum Winding Loss

- $\mathrm{P}_{\mathrm{w}}=\mathrm{P}_{\mathrm{dc}}+\mathrm{P}_{\mathrm{ec}} ; \mathrm{P}_{\mathrm{ec}}=$ eddy current loss.

Optimum conductor size

- $\mathrm{P}_{\mathrm{w}}=\left\{\mathrm{R}_{\mathrm{dc}}+\mathrm{R}_{\mathrm{ec}}\right\}\left[\mathrm{I}_{\mathrm{rms}}\right]^{2}=\mathrm{R}_{\mathrm{ac}}\left[\mathrm{I}_{\mathrm{rms}}\right\}^{2}$
- $\mathrm{R}_{\mathrm{ac}}=\mathrm{F}_{\mathrm{R}} \mathrm{R}_{\mathrm{dc}}=\left[1+\mathrm{R}_{\mathrm{ec}} / \mathrm{R}_{\mathrm{dc}}\right] \mathrm{R}_{\mathrm{dc}}$
- Minimum winding loss at optimum conductor size.
- $\mathrm{P}_{\mathrm{w}}=1.5 \mathrm{P}_{\mathrm{dc}}$
- $\mathrm{P}_{\mathrm{ec}}=0.5 \mathrm{P}_{\mathrm{dc}}$

- High frequencies require small conductor sizes minimize loss.
- $\mathrm{P}_{\mathrm{dc}}$ kept small by putting may small-size conductors in parallel using

Litz wire or thin but wide foil conductors.

## Thermal Considerations in Magnetic Components

- Losses (winding and core) raise core temperature. Common design practice to limit maximum interior temperature to $100-125^{\circ} \mathrm{C}$.
- Core losses (at constant flux density) increase with temperature increases above $100^{\circ} \mathrm{C}$
- Saturation flux density $B_{s}$ decreases with temp. Increases
- Nearby components such as power semiconductor devices, integrated circuits, capacitors have similar limits.
- Temperature limitations in copper windings
- Copper resistivity increases with temperature increases. Thus losses, at constant current density increase with temperature.
- Reliability of insulating materials degrade with temperature increases.
- Surface temperature of component nearly equal to interior temperature. Minimal temperature gradient between interior and exterior surface.
- Power dissipated uniformly in component volume.
- Large cross-sectional area and short path lengths to surface of components.
- Core and winding materials have large thermal conductivity.
- Thermal resistance (surface to ambient) of magnetic component determines its temperature.
- $\mathrm{P}_{\mathrm{sp}}=\frac{\mathrm{T}_{\mathrm{s}}-\mathrm{T}_{\mathrm{a}}}{\mathrm{R}_{\square \mathrm{sa}}\left(\mathrm{V}_{\mathrm{w}}+\mathrm{V}_{\mathrm{c}}\right)} ; \mathrm{R}_{\square \mathrm{sa}}=\frac{\mathrm{h}}{\mathrm{A}_{\mathrm{s}}}$
- $\mathrm{h}=$ convective heat transfer coefficient $=$ $10^{\circ} \mathrm{C}-\mathrm{m}^{2} / \mathrm{W}$
- $\mathrm{A}_{\mathrm{S}}=$ surface area of inductor (core + winding). Estimate using core dimensions and simple geometric considerations.
- Uncertain accuracy in h and other heat transfer parameters do not justify more accurate thermal modeling of inductor.


## Scaling of Core Flux Density and Winding Current Density

- Power per unit volume, $\mathrm{P}_{\mathrm{sp}}$, dissipated in magnetic component is $\mathrm{P}_{\mathrm{sp}}=\mathrm{k}_{1} / \mathrm{a} ; \mathrm{k}_{1}=$ constant and $\mathrm{a}=$ core scaling dimension.
- $\mathrm{P}_{\mathrm{w}, \mathrm{sp}} \mathrm{V}_{\mathrm{w}}+\mathrm{P}_{\mathrm{m}, \mathrm{sp}} \mathrm{V}_{\mathrm{m}}=\frac{\mathrm{T}_{\mathrm{s}}-\mathrm{T}_{\mathrm{a}}}{\mathrm{R}_{\square \mathrm{ga}}}$ :
$\mathrm{T}_{\mathrm{a}}=$ ambient temperature and $\mathrm{R}_{\square \mathrm{sa}}=$
surface-to-ambient thermal resistance of component.
- For optimal design $\mathrm{P}_{\mathrm{w}, \mathrm{sp}}=\mathrm{P}_{\mathrm{c}, \mathrm{sp}}=\mathrm{P}_{\mathrm{sp}}$ :

Hence $P_{s p}=\frac{T_{s}-T_{a}}{R_{\square s a}\left(V_{w}+V_{c}\right)}$

- $\mathrm{R}_{\square \mathrm{sa}}$ proportional to $\mathrm{a}^{2}$ and $\left(\mathrm{V}_{\mathrm{w}}+\mathrm{V}_{\mathrm{c}}\right)$ proportional to $\mathrm{a}^{3}$
- $\mathrm{J}_{\mathrm{rms}}=\sqrt{\frac{\mathrm{P}_{\mathrm{sp}}}{\mathrm{k}_{\mathrm{cu}} \mathrm{r}_{\mathrm{cu}}}}=\mathrm{k}_{2} \frac{1}{\sqrt{\mathrm{k}_{\mathrm{cu}} \mathrm{a}}} ; \mathrm{k}_{2}=$ constant
- $P_{m, s p}=P_{s p}=k f^{b}\left[B_{a c}\right]^{d}$; Hence
$B_{a c}=\sqrt[d]{\frac{P_{s p}}{k f^{b}}}=\frac{\mathrm{k}_{3}}{\sqrt[d]{f_{f} b_{a}}}$ where $k_{3}=$ constant
- Plots of $\mathrm{J}_{\mathrm{rms}}, \quad \mathrm{B}_{\mathrm{ac}}$, and $\mathrm{P}_{\mathrm{sp}}$ versus core size (scale factor a) for a specific core material, geometry, frequency, and $T_{S}-T_{a}$ value very useful for picking appropriate core size and winding conductor size.


## Example of Power Density and Current Density Scaling

## Assumptions

1. Double-E core made from 3F3 ferrite
2. $\mathrm{T}_{\mathrm{s}}=100^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{a}}=40^{\circ} \mathrm{C}$.
3. Winding made with Leitz wire $-\mathrm{k}_{\mathrm{cu}}=$ 0.3


## Analysis of a Specific Inductor Design

- Inductor specifications
- Maximum current $=4 \mathrm{ams} \mathrm{rms}$ at 100 kHz
- Double-E core with $\mathrm{a}=1 \mathrm{~cm}$ using 3F3 ferrite.
- Distributed air-gap with four gaps, two in series in each leg; total gap length $\square \mathrm{g}=3 \mathrm{~mm}$.
- Winding - 66 turns of Leitz wire with $A_{c u}=0.64 \mathrm{~mm}^{2}$
- Inductor surface black with emissivity $=0.9$
- $\mathrm{T}_{\mathrm{a}, \max }=40^{\circ} \mathrm{C}$
- Find; inductance $L, T_{S, \text { max }}$; effect of a $25 \%$ overcurrent on $T_{S}$
- Power dissipation in winding, $\mathrm{P}_{\mathrm{w}}=\mathrm{V}_{\mathrm{w}} \mathrm{k}_{\mathrm{cu}} \mathrm{\square}_{\mathrm{cu}}\left(\mathrm{J}_{\mathrm{rms}}\right)^{2}=3.2$ Watts
- $\mathrm{V}_{\mathrm{w}}=12.3 \mathrm{~cm}^{3}$ (table of core characteristics)
- $\mathrm{k}_{\mathrm{cu}}=0.3$ (Leitz wire)
- $\mathrm{D}_{\mathrm{cu}}$ at $100^{\circ} \mathrm{C}$ (approx. max. $\mathrm{T}_{\mathrm{s}}$ ) $=2.2 \times 10^{-8}$ ohm-m
- $J_{\mathrm{rms}}=4 /(.64)=6.25 \mathrm{~A} / \mathrm{mm}^{2}$
- Power dissipation in 3F3 ferrite core,
$\mathrm{P}_{\text {core }}=\mathrm{V}_{\mathrm{c}} 1.5 \times 10^{-6} \mathrm{f} 1.3\left(\mathrm{Bac}^{2.5}=3.3 \mathrm{~W}\right.$
- $B_{a c} \approx \frac{A_{g} \square_{0} N \sqrt{2} I_{r m s}}{A_{c} \square g}=0.18 \mathrm{mT}$; assumes $H_{g} \gg H_{\text {core }}$
- $A_{g}=(a+g)(d+g)=1.71 \mathrm{~cm}^{2} ; g=3 \mathrm{~mm} / 4=.075 \mathrm{~mm}$
- $A_{c}=1.5 \mathrm{~cm}^{2} \quad$ (table of core characteristics
- $V_{c}=13.5 \mathrm{~cm}^{3}$ (table of core characteristics)
- $f=100 \mathrm{kHz}$

Copyright © by John Wiley \& Sons 2003


Magnetics

## Analysis of a Specific Inductor Design (cont.)

- $L=\frac{N \square}{I}=310 \square H$
- $\mathrm{D}=\mathrm{B}_{\mathrm{ac}} \mathrm{A}_{\mathrm{c}}=(0.18 \mathrm{~T})\left(1.5 \times 10^{-4} \mathrm{~m}^{2}\right)=2.6 \times 10^{-5} \mathrm{~Wb}$
- Surface temperature $T_{s}=T_{a}+R_{\square s a}\left(P_{w}+P_{\text {core }}\right)=104{ }^{\circ} \mathrm{C}$
- $R_{\square \text { sa }}=R_{\square, r a d} \| R_{\square, c o n v}=9.8^{\circ} \mathrm{C} / \mathrm{W}$

- $\mathrm{R}_{\mathrm{Z}, \mathrm{conv}}=\frac{1}{(1.34)(0.006)} \sqrt[4]{\frac{0.035}{60}}=19.3\left[{ }^{\circ} \mathrm{C} / \mathrm{W}\right]$
- Overcurrent of $25 \%$ ( $\mathrm{I}=5 \mathrm{amp} \mathrm{rms}$ ) makes $\mathrm{T}_{\mathrm{S}}=146^{\circ} \mathrm{C}$
- $\mathrm{P}_{\mathrm{w}}=(3.2 \mathrm{~W})(1.25)^{2}=5 \mathrm{~W} ; \mathrm{P}_{\text {core }}=(3.3 \mathrm{~W})(1.25)^{2.5}=5.8 \mathrm{~W}$
- $T_{S}=\left(9.8^{\circ} \mathrm{C} / \mathrm{W}\right)(10.8 \mathrm{~W})+40^{\circ} \mathrm{C}=146^{\circ} \mathrm{C}$



## Stored Energy Relation - Basis of Inductor Design

- Input specifications for inductor design
- Inductance value $L$.
- Rated peak current I
- Rated rms current $\mathrm{I}_{\mathrm{rms}}$.
- Rated dc current (if any) $I_{d c}$.
- Operating frequency f.
- Maximum inductor surface temperature $\mathrm{T}_{\text {s }}$ and maximum ambient temperature $\mathrm{T}_{\mathrm{a}}$.
- Design consists of the following:
- Selection of core geometric shape and size
- Core material
- Winding conductor geometric shape and size
- Number of turns in winding
- Design procedure starting point - stored energy relation
- $[\mathrm{LI}] \mathrm{I}_{\mathrm{rms}}=\left[\mathrm{N} \square \mathrm{I}_{\mathrm{rms}}\right.$
- $\mathrm{N}=\frac{\mathrm{k}_{\mathrm{cu}} \mathrm{A}_{\mathrm{w}}}{\mathrm{A}_{\mathrm{cu}}}$
- $\quad \mathrm{B}=\mathrm{BA}_{\text {core }} ; \mathrm{I}_{\mathrm{rms}}=\mathrm{J}_{\mathrm{rms}} \mathrm{A}_{\mathrm{cu}}$
- LI I $_{\mathrm{rms}}=\mathrm{k}_{\mathrm{cu}} \mathrm{J}_{\mathrm{rms}}$ B A $\mathrm{A}_{\mathrm{core}}$
- Equation relates input specifications (left-hand side) to needed core and winding parameters (right-hand side)
- A good design procedure will consists of a systematic, single-pass method of selecting $\mathrm{k}_{\mathrm{cu}}, \mathrm{J}_{\mathrm{rms}}, \mathrm{B}, \mathrm{A}_{\mathrm{W}}$, and $\mathrm{A}_{\text {core }}$.

Goal: Minimize inductor size, weight, and cost.

## Core Database - Basic Inductor Design Tool

- Interactive core database (spreadsheet-based) key to a single pass inductor design procedure.
- User enters input specifications from converter design requirements. Type of conductor for windings (round wire, Leitz wire, or rectangular wire or foil) must be made so that copper fill factor $\mathrm{k}_{\mathrm{cu}}$ is known.
- Spreadsheet calculates capability of all cores in database and displays smallest size core of each type that meets stored energy specification.
- Also can be designed to calculate (and display as desired) design output parameters including $\mathrm{J}_{\mathrm{rms}}, \mathrm{B}$, $\mathrm{A}_{\mathrm{cu}}, \mathrm{N}$, and air-gap length.
- Multiple iterations of core material and winding conductor choices can be quickly done to aid in selection of most appropriate inductor design.
- Information on all core types, sizes, and materials must be stored on spreadsheet. Info includes dimensions, $\mathrm{A}_{\mathrm{w}}, \mathrm{A}_{\text {core }}$, surface area of assembled inductor, and loss data for all materials of interest.
- Pre-stored information combined with user inputs to produce performance data for each core in spreadsheet. Sample of partial output shown below.

| Core No. | Material | $\begin{gathered} \mathrm{AP}= \\ \mathrm{A}_{\mathrm{W}} \mathrm{~A}_{\mathrm{core}} \end{gathered}$ | $\begin{gathered} \mathrm{R}_{\square} \\ \square \mathrm{T}=60{ }^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{P}_{\mathrm{sp}}{ }^{@} \\ \mathrm{\square T}=60^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{J}_{\mathrm{rms}} @ \\ \square \mathrm{~T}=60^{\circ} \mathrm{C} \\ \& \mathrm{P}_{\mathrm{sp}} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{B}_{\mathrm{ac}} @ \\ \square \mathrm{~T}=60{ }^{\circ} \mathrm{C} \\ \& 100 \mathrm{kHz} \end{gathered}$ | $\begin{aligned} & \mathrm{k}_{\mathrm{cu}} \mathrm{~J}_{\mathrm{rms}} \mathrm{~B} \\ & \cdot \mathrm{~A}_{\mathrm{w}} \mathrm{~A}_{\text {core }} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | 3F3 | $\begin{aligned} & 2.1 \\ & \mathrm{~cm}^{4} \end{aligned}$ | $9.8{ }^{\circ} \mathrm{C} / \mathrm{W}$ | $\underset{\text { mW/cm }}{\substack{\text { e } \\ \\ \bullet}}$ | $3.3 / \sqrt{\mathrm{k}_{\mathrm{cu}}}$ | $170 \mathrm{mT}$ | $\begin{gathered} \bullet \\ .0125 \sqrt{\mathrm{k}_{\mathrm{cu}}} \end{gathered}$ |

## Details of Interactive Inductor Core Database Calculations

- User inputs: L, I, $\mathrm{I}_{\mathrm{rms}}, \mathrm{I}_{\mathrm{dc}}, \mathrm{f}, \mathrm{T}_{\mathrm{s}}, \mathrm{T}_{\mathrm{a}}$, and $\mathrm{k}_{\mathrm{cu}}$
- Stored information (static, independent of converter requirements)
- Core dimensions, $\mathrm{A}_{\mathrm{w}}, \mathrm{A}_{\text {core }}, \mathrm{V}_{\mathrm{c}}, \mathrm{V}_{\mathrm{w}}$, surface area, mean turn length, mean magnetic path length, etc.
- Quantitative core loss formulas for all materials of interest including approximate temperature dependence.
- Calculation of core capabilities (stored energy value)

1. Compute converter-required stored energy value: LI I Ims .
2. Compute allowable specific power dissipation $\mathrm{P}_{\mathrm{sp}}=\left[\mathrm{T}_{\mathrm{s}}-\mathrm{T}_{\mathrm{a}}\right] /\left\{\mathrm{R}_{\square \mathrm{sa}}\left[\mathrm{V}_{\mathrm{c}}+\mathrm{V}_{\mathrm{w}}\right]\right\}$. $\mathrm{R}_{\square \mathrm{sa}}=\mathrm{h} / \mathrm{A}_{\mathrm{s}}$ or calculated interactively using input temperatures and formulas for convective and radiative heat transfer from Heat Sink chapter.
3. Compute allowable flux density $P_{\text {sp }}=k f^{b}\left[B_{a c}\right]^{d}$ and current density $P_{s p}=k_{\mathrm{cu}} \square_{\mathrm{cu}}\left\{J_{\mathrm{rms}}\right\}^{2}$.
4. Compute core capabilities $\mathrm{k}_{\mathrm{cu}} \mathrm{A}_{\mathrm{w}} \mathrm{A}_{\text {core }} B \mathrm{~J}_{\mathrm{rms}}$

- Calculation of inductor design parameters.

1. Area of winding conductor $\mathrm{A}_{\mathrm{cu}}=\mathrm{I} / \mathrm{J}_{\mathrm{rms}}$.
2. Calculate skin depth $\square$ in winding. If $\mathrm{A}_{\mathrm{cu}}>\square^{2}$ at the operating frequency, then single round conductor cannot be used for winding.

- Construct winding using Leitz wire, thin foils, or paralleled small dia. ( $\leq \square$ ) round wires.


## Details of Interactive Core Database Calculations (cont.)

3. Calculate number turns of N in winding: $\mathrm{N}=\mathrm{k}_{\mathrm{cu}} \mathrm{A}_{\mathrm{w}} / \mathrm{A}_{\mathrm{cu}}$.
4. Calculate air-gap length $\mathrm{L}_{\mathrm{g}}$. Air-gap length determined on basis that when inductor current equals peak value $I$, flux density equals peak value $B$.

- Formulas for air-gap length different for different core types. Example for double-E core given in next slide.

5. Calculate maximum inductance $\mathrm{L}_{\max }$ that core can support. $\mathrm{L}_{\max }=\mathrm{N} \mathrm{A}_{\text {core }} \mathrm{B}_{\text {peak }} / \mathrm{I}_{\text {peak }}$.

If $\mathrm{L}_{\text {max }}>$ required L value, reduce $\mathrm{L}_{\text {max }}$ by removing winding turns.

- Save on copper costs, weight, and volume.
- $P_{w}$ can be kept constant by increasing $P_{w, s p}$
- Keep flux density $B_{\text {peak }}$ constant by adjusting gap length $\mathrm{L}_{\mathrm{g}}$.

6. Alternative $L_{\text {max }}$ reduction procedure, increasing the value of $\mathrm{L}_{\mathrm{g}}$, keeping everything else constant, is a poor approach. Would not reduce copper weight and volume and thus achieve cost savings. Full capability of core would not be utilized.

## Setting Double-E Core Air-gap Length

- Set total airgap length $L_{g}$ so that $B_{\text {peak }}$ generated at the peak current $I_{\text {peak }}$.
- $L_{g}=N_{g} g ; N_{g}=$ number of distributed gaps each of length $g$. Distributed gaps used to minimize amount of flux fringing into winding and thus causing additional eddy current losses.
- $R_{m}=\frac{N I_{\text {peak }}}{A_{c} B_{\text {peak }}}=R_{m, \text { core }}+R_{m, \text { gap }} \approx R_{m, \text { gap }}=\frac{L_{g}}{\square_{o} A_{g}}$
- $L_{g}=\frac{N I_{\text {peak }} \square_{0} A_{g}}{A_{c} B_{\text {peak }}}$
- For a double-E core, $A_{g}=\left(a+\frac{L_{g}}{N_{g}}\right)\left(d+\frac{L_{g}}{N_{g}}\right)$
- $A_{g} \approx a d+(a+d) \frac{L_{g}}{N_{g}} ; \frac{L_{g}}{N_{g}} \ll a$
- Insertion of expression for $A_{g}\left(L_{g}\right)$ into expression for $L_{g}\left(A_{g}\right)$ and solving for $L_{g}$ yields

$$
L_{g}=\frac{B_{\text {peak }} A_{c}}{\frac{a}{d \square_{o} N I_{\text {peak }}}-\frac{a+d}{d N_{g}}}
$$

- Above expression for $\mathrm{L}_{\mathrm{g}}$ only valid for double-E core, but similar expressions can be developed for other core shapes.


Magnetics - 29

## Single Pass Inductor Design Procedure



## Inductor Design Example

- Assemble design inputs
- $\mathrm{L}=300$ microhenries
- Peak current $=5.6 \mathrm{~A}$, sinewave current, $\mathrm{I}_{\mathrm{rms}}=4 \mathrm{~A}$
- Frequency $=100 \mathrm{kHz}$
- $\mathrm{T}_{\mathrm{S}}=100^{\circ} \mathrm{C} ; \mathrm{T}_{\mathrm{a}}=40^{\circ} \mathrm{C}$
- Stored energy LI I $\mathrm{rms}=\left(3 \times 10^{-4}\right)(5.6)(4)$
$=0.00068 \mathrm{~J}_{\mathrm{-m}}{ }^{-3}$
- Core material and geometric shape
- High frequency operation dictates ferrite material. 3F3 material has highest performance factor PF at 100 kHz .
- Double-E core chosen for core shape.
- Double-E core with $\mathrm{a}=1 \mathrm{~cm}$ meets requirements. $\mathrm{k}_{\mathrm{cu}} \mathrm{J}_{\mathrm{rms}}$ B $\quad \mathrm{A}_{\mathrm{w}} \mathrm{A}_{\text {core }} \geq 0.0125 \sqrt{\mathrm{k}_{\mathrm{cu}}} 0.0068$ for $\mathrm{k}_{\mathrm{cu}}>0.3$
- Database output: $\mathrm{R}_{\square}=9.8^{\circ} \mathrm{C} / \mathrm{W}$ and
$\mathrm{P}_{\mathrm{sp}}=237 \mathrm{~mW} / \mathrm{cm}^{3}$
Copyright © by John Wiley \& Sons 2003
- Core flux density $B=170 \mathrm{mT}$ from database.

No $\mathrm{I}_{\mathrm{dc}}, \mathrm{B}_{\text {peak }}=170 \mathrm{mT}$.

- Winding parameters.
- Litz wire used, so $\mathrm{k}_{\mathrm{cu}}=0.3$. $\mathrm{J}_{\mathrm{rms}}=6 \mathrm{~A} / \mathrm{mm}^{2}$
- $\mathrm{A}_{\mathrm{cu}}=(4 \mathrm{~A}) /\left(6 \mathrm{~A} / \mathrm{mm}^{2}\right)=0.67 \mathrm{~mm}^{2}$
- $\mathrm{N}=\left(140 \mathrm{~mm}^{2}\right)\left((0.3) /\left(0.67 \mathrm{~mm}^{2}\right)=63\right.$ turns.
- $\mathrm{L}_{\text {max }}=\frac{(63)(170 \mathrm{mT})\left(1.5 \times 10^{-4} \mathrm{~m}^{2}\right)}{5.6 \mathrm{~A}}$
$\approx 290$ microhenries
- $\mathrm{L}_{\mathrm{g}}=\frac{10^{-2}}{\frac{(0.17)\left(1.5 \times 10^{-4}\right)}{\left(1.5 \times 10^{-2}\right)\left(4 \pi \times 10^{-7}\right)(63)(5.6)}-\frac{2.5 \times 10^{-2}}{(4)\left(1.5 \times 10^{-2}\right)}}$
$\mathrm{L}_{\mathrm{g}} \approx 3 \mathrm{~mm}$
- $\mathrm{L}_{\text {max }} \approx \mathrm{L}$ so no adjustment of inductance value is needed.


## Iterative Inductor Design Procedure



- Iterative design procedure essentially consists of constructing the core database until a suitable core is found.
- Choose core material and shape and conductor type as usual.
- Use stored energy relation to find an initial area product $\mathrm{A}_{\mathrm{w}} \mathrm{A}_{\mathrm{c}}$ and thus an initial core size.
- Use initial values of $\mathrm{J}_{\mathrm{rms}}=2-4 \mathrm{~A} / \mathrm{mm}^{2}$ and $\mathrm{B}_{\mathrm{ac}}=50-100 \mathrm{mT}$.
- Use initial core size estimate (value of a in double-E core example) to find corrected values of $\mathrm{J}_{\mathrm{rms}}$ and $\mathrm{Bac}_{\mathrm{ac}}$ and thus corrected value of $k_{c u} J_{\text {rms }} B \quad A_{w} A_{\text {core }}$.
- Compare $\mathrm{k}_{\mathrm{cu}} \mathrm{J}_{\mathrm{rms}}$ B $\quad \mathrm{A}_{\mathrm{w}} \mathrm{A}_{\text {core }}$ with LI I $\mathrm{r}_{\mathrm{rms}}$ and iterate as needed into proper size is found.


## Simple, Non-optimal Inductor Design Method



Copyright © by John Wiley \& Sons 2003

- Assemble design inputs and compute required LI $\mathrm{I}_{\mathrm{rms}}$
- Choose core geometry and core material based on considerations discussed previously.
- Assume $\mathrm{J}_{\mathrm{rms}}=2-4 \mathrm{~A} / \mathrm{mm}^{2}$ and $\mathrm{B}_{\mathrm{ac}}=50-100 \mathrm{mT}$ and use LI I ${ }_{\text {rms }}=\mathrm{k}_{\mathrm{cu}} \mathrm{J}_{\mathrm{rms}} \mathrm{B}_{\mathrm{ac}} \mathrm{A}_{\mathrm{w}} \mathrm{A}_{\text {core }}$ to find the required area product $\mathrm{A}_{\mathrm{w}} \mathrm{A}_{\text {core }}$ and thus the core size.
- Assumed values of $\mathrm{J}_{\mathrm{rms}}$ and $\mathrm{B}_{\mathrm{ac}}$ based on experience.
- Complete design of inductor as indicated.
- Check power dissipation and surface temperature using assumed values of $J_{\text {rms }}$ and $B_{a c}$. If dissipation or temperature are excessive, select a larger core size and repeat design steps until dissipation/temperature are acceptable.
- Procedure is so-called area product method. Useful in situations where only one ore two inductors are to be built and size/weight considerations are secondary to rapid construction and testing..


## Analysis of Specific Transformer Design

- Transformer specifications
- Wound on double-E core with $\mathrm{a}=1 \mathrm{~cm}$ using 3 F 3 ferrite.
- $\mathrm{I}_{\mathrm{pri}}=4 \mathrm{~A} \mathrm{rms} ,\mathrm{sinusoidal} \mathrm{waveform;}$ $\mathrm{V}_{\mathrm{pri}}=300 \mathrm{~V} \mathrm{rms}$.
- Frequency $=100 \mathrm{kHz}$
- Turns ratio $\mathrm{N}_{\mathrm{pri}} / \mathrm{N}_{\mathrm{sec}}=4$ and $\mathrm{N}_{\text {pri }}=32$.
- Winding window split evenly between primary and secondary and wound with Litz wire.
- Transformer surface black $(\mathrm{E}=0.9)$ and $\mathrm{T}_{\mathrm{a}} \leq 40^{\circ} \mathrm{C}$.
- Find: core flux density, leakage inductance, and maximum surface temperature $\mathrm{T}_{\mathrm{S}}$, and effect of $25 \%$ overcurrent on $T_{S}$.
- Areas of primary and secondary conductors,
$A_{c u, p r i}$ and $A_{c u, s e c}$.
- $\mathrm{A}_{\mathrm{W}, \mathrm{pri}}=\frac{\mathrm{N}_{\text {pri }} \mathrm{A}_{\mathrm{cu}, \text { pri }}}{\mathrm{k}_{\mathrm{cu}, \mathrm{pri}}} ; \mathrm{A}_{\mathrm{W}, \mathrm{sec}}=\frac{\mathrm{N}_{\mathrm{sec}} \mathrm{A}_{\mathrm{cu}, \mathrm{sec}}}{\mathrm{k}_{\mathrm{cu}, \mathrm{sec}}}$
- $\mathrm{A}_{\mathrm{W}, \mathrm{pri}}+\mathrm{A}_{\mathrm{W}, \mathrm{sec}}=\mathrm{A}_{\mathrm{W}}=\frac{\mathrm{N}_{\text {pri }} \mathrm{A}_{\mathrm{cu}, \mathrm{pri}}}{\mathrm{k}_{\mathrm{cu}}}+\frac{\mathrm{N}_{\text {sec }} \mathrm{A}_{\mathrm{cu}, \mathrm{sec}}}{\mathrm{k}_{\mathrm{cu}}}$ where $\mathrm{k}_{\mathrm{cu}, \mathrm{pri}}=\mathrm{k}_{\mathrm{cu}, \mathrm{sec}}=\mathrm{k}_{\mathrm{cu}}$ since we assume primary and secondary are wound with same type of conductor.
- Equal power dissipation density in primary and secondary gives

$$
\frac{\mathrm{I}_{\mathrm{pri}}}{\mathrm{I}_{\mathrm{sec}}}=\frac{\mathrm{A}_{\mathrm{cu}, \mathrm{pri}}}{\mathrm{~A}_{\mathrm{cu}, \mathrm{sec}}}=\frac{\mathrm{N}_{\mathrm{sec}}}{\mathrm{~N}_{\mathrm{pri}}}
$$

- Using above equations yields $\mathrm{A}_{\mathrm{cu}, \mathrm{pri}}=\frac{\mathrm{k}_{\mathrm{cu}} \mathrm{A}_{\mathrm{W}}}{2 \mathrm{~N}_{\mathrm{pri}}}$ and

$$
\mathrm{A}_{\mathrm{cu}, \mathrm{sec}}=\frac{\mathrm{k}_{\mathrm{cu}} \mathrm{~A}_{\mathrm{w}}}{2 \mathrm{~N}_{\mathrm{sec}}}
$$

- Numerical values: $\mathrm{A}_{\text {cu,pri }}=\frac{(0.3)\left(140 \mathrm{~mm}^{2}\right)}{(2)(32)}=0.64 \mathrm{~mm}^{2}$ and $\mathrm{A}_{\mathrm{cu}, \mathrm{sec}}=\frac{(0.3)\left(140 \mathrm{~mm}^{2}\right)}{(2)(8)}=2.6 \mathrm{~mm}^{2}$


## Analysis of Specific Transformer Design (cont.)

- Power dissipation in winding $\mathrm{P}_{\mathrm{w}}=\mathrm{k}_{\mathrm{cu}} \square_{\mathrm{cu}}\left(\mathrm{J}_{\mathrm{rms}}\right)^{2} \mathrm{~V}_{\mathrm{w}}$
- $J_{\text {rms }}=(4 \mathrm{~A}) /\left(0.64 \mathrm{~mm}^{2}\right)=(16 \mathrm{~A}) /\left(2.6 \mathrm{~mm}^{2}\right)=6.2 \mathrm{~A} / \mathrm{mm}^{2}$
- $\mathrm{P}_{\mathrm{w}}=(0.3)\left(2.2 \times 10^{-8}\right.$ ohm-m) $\left(6.2 \times 10^{6} \mathrm{~A} / \mathrm{m}^{2}\right)^{2}\left(1.23 \times 10^{-5} \mathrm{~m}^{3}\right)$ $\mathrm{P}_{\mathrm{w}}=3.1$ watts
- Flux density and core loss
- $\mathrm{V}_{\text {pri,max }}=\mathrm{N}_{\text {pri }} \mathrm{A}_{\mathrm{c}} \square \mathrm{B}_{\mathrm{ac}}=(1.414)(300)=425 \mathrm{~V}$
- $\mathrm{B}_{\mathrm{ac}}=\frac{425}{(32)\left(1.5 \times 10^{-4} \mathrm{~m}^{2}\right)(2 \pi)\left(10^{5} \mathrm{~Hz}\right)}=0.140 \mathrm{~T}$
- $P_{\text {core }}=\left(13.5 \mathrm{~cm}^{3}\right)\left(1.5 \times 10^{-6}\right)(100 \mathrm{kHz})^{1.3}(140 \mathrm{mT})^{2.5}=1.9 \mathrm{~W}$
- Leakage inductance $L_{\text {leak }}=\frac{\square_{0}\left(N_{\text {pri }}\right)^{2} b_{w} I_{w}}{3 h_{w}}$
- $I_{w}=8 \mathrm{a}=8 \mathrm{~cm}$
- $\mathrm{L}_{\text {leak }}=\frac{\left(4 \pi \times 10^{-7}\right)(32)^{2}(0.7)\left(10^{-2}\right)\left(8 \times 10^{-2}\right)}{(3)\left(2 \times 10^{-2}\right)} \approx 12$ microhenries

$$
I_{w}=(2)(1.4 a)+(2)(1.9 a)+2 \pi\left(0.35 b_{w}\right)=8 a
$$

- Surface temperature $\mathrm{T}_{\mathrm{S}}$.
- Assume $\mathrm{R}_{\square, \text { sa }} \approx 9.8^{\circ} \mathrm{C} / \mathrm{W}$.

Same geometry as inductor.

- $\mathrm{T}_{\mathrm{S}}=(9.8)(3.1+1.9)+40=89^{\circ} \mathrm{C}$
- Effect of $25 \%$ overcurrent.
- No change in core flux density. Constant voltage applied to primary keeps flux density constant.
- $P_{w}=(3.1)(1.25)^{2}=4.8$ watts
$\bullet{ }^{`} \mathrm{~T}_{\mathrm{S}}=(9.8)(4.8+1.9)+40=106^{\circ} \mathrm{C}$


## Sectioning of Transformer Windings to Reduce Winding Losses



- Reduce winding losses by reducing magnetic field (or equivently the mmf ) seen by conductors in winding. Not possible in an inductor.
- Simple two-section transformer winding situation.


- Division into multiple sections reduces MMF and hence eddy current losses.


## Optimization of Solid Conductor Windings



- Nomalized power dissipation $=$

$$
\frac{P_{\mathrm{w}}}{\mathrm{R}_{\mathrm{dc}, \mathrm{~h}=\square^{\left(I_{\mathrm{rms}}\right)^{2}}}=\frac{\mathrm{F}_{\mathrm{R}} \mathrm{R}_{\mathrm{dc}}}{\mathrm{R}_{\mathrm{dc}, \mathrm{~h}=\square}} \text {. }}
$$

- Conductor height/diameter $\frac{\sqrt{F_{l}} h}{\square}$
- $F_{I}=$ copper layer factor
- $F_{I}=b / b_{o}$ for rectangular conductors
- $F_{I}=d / d_{0}$ for round conductors
- $h=$ effective conductor height
- $h=\sqrt{\frac{\pi}{4}} d$ for round conductors
- $m=$ number of layers



## Transformer Leakage Inductance

- Transformer leakage inductance causes overvoltages across power switches at turn-off.
- Leakage inductance caused by magnetic flux which does not completely link primary and secondary windings.


Copyright © by John Wiley \& Sons 2003

- Linear variation of mmf in winding window indicates spatial variation of magnetic flux in the window and thus incomplete flux linkage of primary and secondary windings.
- $H_{\text {window }}=H_{\text {leak }}=\frac{2 N_{\text {pri }} I_{\text {pri }} x}{h_{w} b_{w}} ; 0<x<b_{w} / 2$
$H_{\text {leak }}=\frac{2 \mathrm{~N}_{\text {pri }} \mathrm{l}_{\text {pri }}}{\mathrm{h}_{\mathrm{w}}}\left(1-\mathrm{x} / \mathrm{b}_{\mathrm{w}}\right) ; \mathrm{b}_{\mathrm{w}} / 2<\mathrm{x}<\mathrm{b}_{\mathrm{w}}$
- $\frac{L_{\text {leak }}\left(I_{\text {pri }}\right)^{2}}{2}=\frac{1}{2}$ 䎟 $^{V_{w}}\left(H_{\text {leak }}\right)^{2} d V$
- Volume element $d V=h_{w} I_{w}(x) d x ; I_{w}(x)$ equals the length of the conductor turn located at position $x$.
- Assume a mean turn length $I_{w} \approx 8$ a for double-E core independent of $x$.

- $L_{\text {leak }}=\frac{\square_{o}\left(N_{\text {pri }}\right)^{2} I_{w} b_{w}}{3 p^{2} h_{w}}$
- If winding is split into $p+1$ sections, with $p>1$, leakage inductance is greatly reduced.


## Volt-Amp (Power) Rating - Basis of Transformer Design

- Input design specifications
- Rated rms primary voltage $\mathrm{V}_{\text {pri }}$
- Rated rms primary current $\mathrm{I}_{\mathrm{pri}}$
- Turns ratio $\mathrm{N}_{\text {pri }} / \mathrm{N}_{\mathrm{sec}}$
- Operating frequency f
- Maximum temperatures $\mathrm{T}_{\mathrm{S}}$ and $\mathrm{T}_{\mathrm{a}}$
- Design consists of the following:
- Selection of core geometric shape and size
- Core material
- Winding conductor geometric shape and size
- Number of turns in primary and secondary windings.
- Design proceedure starting point - transformer V-A rating S
- $\mathrm{S}=\mathrm{V}_{\text {pri }} \mathrm{I}_{\mathrm{pri}}+\mathrm{V}_{\mathrm{sec}} \mathrm{I}_{\mathrm{sec}}=2 \mathrm{~V}_{\text {pri }} \mathrm{I}_{\mathrm{pri}}$
- $\mathrm{V}_{\text {pri }}=\mathrm{N}_{\text {pri }} \frac{\mathrm{d} \overline{\mathrm{dt}}}{}=\frac{\mathrm{N}_{\text {pri }} \mathrm{A}_{\text {core }} \square \mathrm{B}_{\text {ac }}}{\sqrt{2}} ; \mathrm{I}_{\text {pri }}=\mathrm{J}_{\text {rms }} \mathrm{A}_{\text {cu, pri }}$
- $\mathrm{S}=2 \mathrm{~V}_{\text {pri }} \mathrm{I}_{\text {pri }}=2 \frac{\mathrm{~N}_{\text {pri }} \mathrm{A}_{\text {core }} \square \mathrm{B}_{\text {ac }}}{\sqrt{2}} \mathrm{~J}_{\text {rms }} \mathrm{A}_{\text {cu,pri }}$
- $\mathrm{A}_{\mathrm{cu}, \mathrm{pri}}=\frac{\mathrm{k}_{\mathrm{cu}} \mathrm{A}_{\mathrm{w}}}{2 \mathrm{~N}_{\mathrm{pri}}}$
- $\mathrm{S}=2 \mathrm{~V}_{\text {pri }} \mathrm{I}_{\text {pri }}=2 \frac{\mathrm{~N}_{\text {pri }} \mathrm{A}_{\text {core }} \square \mathrm{B}_{\text {ac }}}{\sqrt{2}} \mathrm{~J}_{\text {rms }} \frac{\mathrm{k}_{\mathrm{cu}} \mathrm{A}_{\mathrm{w}}}{2 \mathrm{~N}_{\text {pri }}}$
- $\mathrm{S}=\mathrm{V}_{\mathrm{pri}} \mathrm{I}_{\mathrm{pri}}=4.4 \mathrm{k}_{\mathrm{cu}} \mathrm{fA}_{\text {core }} \mathrm{A}_{\mathrm{w}} \mathrm{J}_{\mathrm{rms}} \mathrm{B}_{\mathrm{ac}}$
- Equation relates input specifications (left-hand side) to core and winding parameters (right-hand side).
- Desired design procedure will consist of a systematic, single-pass method of selecting $\mathrm{k}_{\mathrm{cu}}, \mathrm{A}_{\text {core }}, \mathrm{A}_{\mathrm{w}}, \mathrm{J}_{\mathrm{rms}}$, and $\mathrm{B}_{\mathrm{ac}}$.


## Core Database - Basic Transformer Design Tool

- Interactive core database (spreadsheet-based) key to a single pass tramsformer design procedure.
- User enters input specifications from converter design requirements. Type of conductor for windings (round wire, Leitz wire, or rectangular wire or foil) must be made so that copper fill factor $\mathrm{k}_{\mathrm{cu}}$ is known.
- Spreadsheet calculates capability of all cores in database and displays smallest size core of each type that meets V-I specification.
- Also can be designed to calculate (and display as desired) design output parameters including $\mathrm{J}_{\mathrm{rms}}$, B , $\mathrm{A}_{\text {cu,pri, }}, \mathrm{A}_{\text {cu,sec }}, \mathrm{N}_{\text {pri, }}, \mathrm{N}_{\text {sec }}$, and leakage inductance..
- Multiple iterations of core material and winding conductor choices can be quickly done to aid in selection of most appropriate tranformer design.
- Information on all core types, sizes, and materials must be stored on spreadsheet. Info includes dimensions, $A_{w}$, $A_{\text {core }}$, surface area of assembled transformer, and loss data for all materials of interest.
- Pre-stored information combined with user inputs to produce performance data for each core in spreadsheet. Sample of partial output shown below.

| $\begin{aligned} & \text { Core } \\ & \text { No. } \end{aligned}$ | Material | $\begin{gathered} \mathrm{AP}= \\ \mathrm{A}_{\mathrm{w}} \mathrm{~A}_{\mathrm{c}} \end{gathered}$ | $\begin{gathered} \mathrm{R}_{\square} \\ \square \mathrm{T}=60{ }^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{P}_{\mathrm{sp}} @ \\ \mathrm{~T}_{\mathrm{s}}=100^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{J}_{\mathrm{rms}} @ \\ \mathrm{~T}_{\mathrm{s}}=100{ }^{\circ} \mathrm{C} \\ \& \mathrm{P}_{\mathrm{sp}} \end{gathered}$ | $\begin{gathered} \hat{\mathrm{B}}_{\text {rated }}{ }^{@} \\ \mathrm{~T}_{\mathrm{s}}=100{ }^{\circ} \mathrm{C} \\ \&=100 \mathrm{kHz} \end{gathered}$ | $\begin{gathered} 2.22 \mathrm{k}_{\mathrm{cu}} \mathrm{f}_{\mathrm{rms}} \hat{\mathrm{~B}} \quad \mathrm{AP} \\ (\mathrm{f}=100 \mathrm{kHz}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | 3F3 | $\begin{aligned} & 2.1 \\ & \mathrm{~cm}^{4} \end{aligned}$ | $9.8{ }^{\circ} \mathrm{C} / \mathrm{W}$ | $\begin{gathered} \bullet \\ 237 \\ \mathrm{~mW} / \mathrm{cm}^{3} \end{gathered}$ | $\begin{gathered} \left(3.3 / \sqrt{\mathrm{k}_{\mathrm{cu}}}\right. \\ ) \\ \cdot \sqrt{\frac{\mathrm{R}_{\mathrm{dc}}}{\mathrm{R}_{\mathrm{ac}}}} \\ \mathrm{~A} / \mathrm{mm}^{2} \\ \bullet \end{gathered}$ | $170 \mathrm{mT}$ | $\sqrt[2.6 \times 10^{3} \bullet]{\sqrt{\frac{\mathrm{k}_{\mathrm{cu}} \mathrm{R}_{\mathrm{dc}}}{\mathrm{R}_{\mathrm{ac}}}}}$ |

[^2]
## Details of Interactive Transformer Core Database Calculations

- User inputs: $\mathrm{V}_{\text {pri }}, \mathrm{I}_{\mathrm{pri}}$, turns ratio $\mathrm{N}_{\mathrm{dc}} / \mathrm{N}_{\mathrm{sec}}, \mathrm{f}, \mathrm{T}_{\mathrm{s}}, \mathrm{T}_{\mathrm{a}}$, and $\mathrm{k}_{\mathrm{cu}}$
- Stored information (static, independent of converter requirements)
- Core dimensions, $\mathrm{A}_{\mathrm{w}}, \mathrm{A}_{\text {core }}, \mathrm{V}_{\mathrm{c}}, \mathrm{V}_{\mathrm{w}}$, surface area, mean turn length, mean magnetic path length, etc.
- Quantitative core loss formulas for all materials of interest including approximate temperature dependence.
- Calculation of core capabilities

1. Compute converter-required stored energy value: $\mathrm{S}=2 \mathrm{~V}_{\text {pri }} \mathrm{I}_{\mathrm{pri}}$
2. Compute allowable specific power dissipation $\mathrm{P}_{\mathrm{sp}}=\left[\mathrm{T}_{\mathrm{s}}-\mathrm{T}_{\mathrm{a}}\right] /\left\{\mathrm{R}_{\square \mathrm{sa}}\left[\mathrm{V}_{\mathrm{c}}+\mathrm{V}_{\mathrm{w}}\right]\right\}$. $\mathrm{R}_{\square \mathrm{sa}}=\mathrm{h} / \mathrm{A}_{\mathrm{s}}$ or calculated interactively using input temperatures and formulas for convective and radiative heat transfer from Heat Sink chapter.
3. Compute allowable flux density $P_{s p}=k f^{b}\left[B_{a c}\right]^{d}$ and current density $P_{s p}=k_{c u} \square_{c u}\left\{J_{r m s}\right\}^{2}$.
4. Compute core capabilities $4.4 \mathrm{fk}_{\mathrm{cu}} \mathrm{A}_{\mathrm{w}} \mathrm{A}_{\text {core }} \mathrm{B}_{\mathrm{ac}} \mathrm{J}_{\mathrm{rms}}$

- Calculation transformer parameters.

1. Calculate number of primary turns $\mathrm{N}_{\text {pri }}=\mathrm{V}_{\text {pri }} /\left\{2 \pi \mathrm{fA}_{\text {cpre }} \mathrm{B}_{\mathrm{ac}}\right\}$ and secondary turns $\mathrm{N}_{\text {sec }}=\mathrm{V}_{\text {sec }} /\left\{2 \pi \mathrm{fA}_{\text {cpre }} \mathrm{B}_{\mathrm{ac}}\right\}$
2. Calculate winding conductor areas assuming low frequencies or use of Leitz wire

- $\mathrm{A}_{\mathrm{cu}, \mathrm{pri}}=\left[\mathrm{k}_{\mathrm{cu}} \mathrm{A}_{\mathrm{w}}\right] /\left[2 \mathrm{~N}_{\mathrm{pri}}\right]$ and $\mathrm{A}_{\mathrm{cu}, \mathrm{sec}}=\left[\mathrm{k}_{\mathrm{cu}} \mathrm{A}_{\mathrm{w}}\right] /\left[2 \mathrm{~N}_{\mathrm{sec}}\right]$


## Details of Interactive Transformer Core Database Calculations (cont.)

3. Calculate winding areas assuming eddy current/proximity effect is important

- Only solid conductors, round wires or rectangular wires (foils), used. $J_{r m s}=\left[\left\{\mathrm{P}_{\mathrm{sp}} \mathrm{R}_{\mathrm{dc}}\right\} /\left\{\mathrm{R}_{\mathrm{ac}} \mathrm{k}_{\mathrm{cu}} \mathrm{r}_{\mathrm{cu}}\right\}\right]^{1 / 2}$
- Conductor dimensions must simultaneously satisfy area requirements and requirements of normalized power dissipation versus normalized conductor dimensions.
- May require change in choice of conductor shape. Most likely will require choice of foils (rectangular shapes).
- Several iterations may be needed to find proper combinations of dimensions, number of turns per layer, and number of layers and sections.
- Best illustrated by a specific design example.

4. Estimate leakage inductance $\mathrm{L}_{\text {leak }}=\left\{\mu_{\mathrm{o}}\left\{\mathrm{N}_{\mathrm{pri}}\right\}^{2} 1_{\mathrm{w}} \mathrm{b}_{\mathrm{w}}\right\} /\left\{3 \mathrm{p}^{2} \mathrm{~h}_{\mathrm{w}}\right\}$
5. Estimate $\mathrm{S}_{\max }=4.4 \mathrm{k}_{\mathrm{cu}} \mathrm{f}_{\text {core }} \mathrm{A}_{\mathrm{w}} \mathrm{J}_{\mathrm{rms}} \mathrm{B}_{\mathrm{ac}}$
6. If $S_{\max }>S=2 V_{\text {pri }} I_{\text {pri }}$ reduce $S_{\max }$ and save on copper cost, weight, and volume.

- If $N_{\text {pri }}$ w $A_{c} B_{a c}>V_{\text {pri }}$, reduce $S_{\text {max }}$ by reducing $N_{\text {pri }}$ and $N_{\text {sec }}$.
- If $J_{r m s} A_{c u, p r i}>I_{r m s}$, reduce $A_{c u, p r i}$ and $A_{c u, s e c}$.
- If $S>S_{\text {max }}$ by only a moderate amount (10-20\%) and smaller than $S_{\max }$ of next core size, increase $S_{\max }$ of present core size.
- Increase $I_{r m s}$ (and thus winding power dissipation) as needed.Temperature $T_{s}$ will increase a modest amount above design limit, but may be preferable to going to larger core size.


## Single Pass Transformer Design Procedure



## Transformer Design Example

- Design inputs
- $\mathrm{V}_{\mathrm{pri}}=300 \mathrm{~V}$ rms $; \mathrm{I}_{\mathrm{rms}}=4 \mathrm{~A} \mathrm{rms}$
- Turns ratio $\mathrm{n}=4$
- Operating frequency $\mathrm{f}=100 \mathrm{kHz}$
- $\mathrm{T}_{\mathrm{S}}=100^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{a}}=40^{\circ} \mathrm{C}$
- V - I rating $\mathrm{S}=(300 \mathrm{~V}$ rms $)(4 \mathrm{~A} \mathrm{rms})$
$=1200$ watts
- Core material, shape, and size.
- Use 3F3 ferrite because it has largest performance factor at 100 kHz .
- Use double-E core. Relatively easy to fabricate winding.
- Core volt-amp rating $=2,600 \sqrt{\mathrm{k}_{\mathrm{cu}}} \sqrt{\frac{\mathrm{R}_{\mathrm{dc}}}{\mathrm{R}_{\mathrm{ac}}}}$
- Use solid rectangular conductor for windings because of high frequency.
Thus $\mathrm{k}_{\mathrm{cu}}=0.6$ and $\mathrm{Rac} / \mathrm{R}_{\mathrm{dc}}=1.5$.
- Core volt-amp capability $=2,600 \sqrt{\frac{0.6}{1.5}}$ $=1644$ watts. $>1200$ watt transformer rating. Size is adequate.
- Using core database, $\mathrm{R}_{\square}=9.8^{\circ} \mathrm{C} / \mathrm{W}$
and $\mathrm{P}_{\mathrm{sp}}=240 \mathrm{~mW} / \mathrm{cm}^{3}$.
- Flux density and number of primary and secondary turns.
- From core database, $\mathrm{B}_{\mathrm{ac}}=170 \mathrm{mT}$.
- $\mathrm{N}_{\text {pri }}=\frac{300 \sqrt{2}}{\left(1.5 \times 10^{-4} \mathrm{~m}^{2}\right)(2 \pi)\left(10^{5} \mathrm{~Hz}\right)(0.17 \mathrm{~T})}$ $=26.5 \approx 24$. Rounded down to 24 to increase flexibility in designing sectionalized transformer winding.
- $\mathrm{N}_{\mathrm{sec}}=\frac{24}{6}=6$.
- From core database $\mathrm{J}_{\mathrm{rms}}=\frac{3.3}{\sqrt{(0.6)(1.5)}}$
$=3.5 \mathrm{~A} / \mathrm{mm}^{2}$.
- $\mathrm{A}_{\mathrm{cu}, \mathrm{pri}}=\frac{4 \mathrm{~A} \mathrm{rms}}{3.5 \mathrm{~A} \mathrm{rms} / \mathrm{mm}^{2}}=1.15 \mathrm{~mm}^{2}$
- $\mathrm{A}_{\mathrm{cu}, \mathrm{sec}}=(4)\left(1.15 \mathrm{~mm}^{2}\right)=4.6 \mathrm{~mm}^{2}$


## Transformer Design Example (cont.)

- Primary and secondary conductor areas proximity effect/eddy currents included. Assume rectangular (foil) conductors with $\mathrm{k}_{\mathrm{cu}}=0.6$ and layer factor $\mathrm{F}_{1}=0.9$.
- Iterate to find compatible foil thicknesses and number of winding sections.
- 1 st iteration - assume a single primary section and a single secondary section and each section having single turn per layer. Primary has 24 layers and secondary has 6 layers.
- Primary layer height $h_{\text {pri }}=\frac{A_{\text {cu, pri }}}{F_{1} h_{w}}$

$$
=\frac{1.15 \mathrm{~mm}^{2}}{(0.9)(20 \mathrm{~mm})}=0.064 \mathrm{~mm}
$$

- Normalized primary conductor height
$\square=\frac{\sqrt{F_{1}} h_{\text {pri }}}{\mathrm{d}}=\frac{\sqrt{0.9}(0.064 \mathrm{~mm})}{(0.24 \mathrm{~mm})}=0.25$;
$\square=0.24 \mathrm{~mm}$ in copper at 100 kHz and $100^{\circ} \mathrm{C}$.
- Optimum normalized primary conductor height $\square=0.3$ so primary winding design is satisfactory.
- Secondary layer height $h_{s e c}=\frac{A_{\text {cu,sec }}}{F_{1} h_{w}}$
$=\frac{4.6 \mathrm{~mm}^{2}}{(0.9)(20 \mathrm{~mm})} \approx 0.26 \mathrm{~mm}$.
- Normalized secondary conductor height

$$
\square=\frac{\sqrt{F_{1}} h_{\mathrm{sec}}}{\mathrm{~d}}=\frac{\sqrt{0.9}(0.26 \mathrm{~mm})}{(0.24 \mathrm{~mm})}=1
$$

- However a six layer section has an optimum $\square=0.6$. A two layer section has an optimum $\square=1$. 2nd iteration needed.
- 2 nd iteration - sectionalize the windings.
- Use a secondary of 3 sections, each having two layers, of height $\mathrm{h}_{\mathrm{sec}}=0.26 \mathrm{~mm}$.
- Secondary must have single turn per layer. Two turns per layer would require $\mathrm{h}_{\mathrm{sec}}=0.52 \mathrm{~mm}$ and thus $\square=2$. Examination of normalized power dissipation curves shows no optimum $\square=2$.


## Transformer Design Example (cont.)

$$
\frac{\mathrm{P}}{6} \frac{\mathrm{~S}}{3} \frac{\mathrm{P}}{3} \quad \frac{\mathrm{~s}}{3} \quad \frac{\mathrm{P}}{3} \frac{\mathrm{~s}}{3} \frac{\mathrm{P}}{6}
$$

- Three secondary sections requires four primary sections.
- Two outer primary sections would have $24 / 6=4$ turns each and the inner two sections would have $24 / 3=8$ turns each.
- Need to determine number of turns per layer and hence number of layers per section.

| Turns/ <br> layer | $\mathrm{h}_{\text {pri }}$ | No. of <br> Layers | $\square$ | Optimum <br> $\square$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0.064 mm | 8 | 0.25 | 0.45 |
| 2 | 0.128 mm | 4 | 0.5 | 0.6 |
| 4 | 0.26 mm | 2 | 1 | 1 |

- Use four turns per layer. Two interior primary sections have two layers and optimum value of $\square$ Two outer sections have one layer each and $\square$ not optimum, but only results in slight increase in loss above the minimum.


## Iterative Transformer Design Procedure



- Iterative design procedure essentially consists of constructing the core database until a suitable core is found.
- Choose core material and shape and conductor type as usual.
- Use V - I rating to find an initial area product $\mathrm{A}_{\mathrm{w}} \mathrm{A}_{\mathrm{c}}$ and thus an initial core size.
- Use initial values of $\mathrm{J}_{\mathrm{rms}}=2-4 \mathrm{~A} / \mathrm{mm}^{2}$ and $\mathrm{B}_{\mathrm{ac}}=50-100 \mathrm{mT}$.
- Use initial core size estimate (value of a in double-E core example) to find corrected values of $\mathrm{J}_{\mathrm{rms}}$ and $\mathrm{Bac}_{\mathrm{ac}}$ and thus corrected value of $4.4 \mathrm{fk}_{\mathrm{cu}} \mathrm{J}_{\mathrm{rms}} \mathrm{B}_{\mathrm{w}} \quad \mathrm{A}_{\mathrm{core}}$.
- Compare $4.4 \mathrm{fk}_{\mathrm{cu}} \mathrm{J}_{\mathrm{rms}}$ B $\quad \mathrm{A}_{\mathrm{w}} \mathrm{A}_{\text {core }}$ with $2 \mathrm{~V}_{\text {pri }} \mathrm{I}_{\text {pri }}$ and iterate as needed into proper size is found.


## Simple, Non-optimal Transformer Design Method



- Assemble design inputs and compute required $2 \mathrm{~V}_{\text {pri }} \mathrm{I}_{\text {pri }}$
- Choose core geometry and core material based on considerations discussed previously.
- Assume $\mathrm{J}_{\mathrm{rms}}=2-4 \mathrm{~A} / \mathrm{mm}^{2}$ and $\mathrm{B}_{\mathrm{ac}}=50-100 \mathrm{mT}$ and use $2 \mathrm{~V}_{\text {pri }} \mathrm{I}_{\mathrm{pri}}=4.4 \mathrm{fk}_{\mathrm{cu}} \mathrm{J}_{\mathrm{rms}} \mathrm{B}_{\mathrm{ac}} \mathrm{A}_{\mathrm{w}} \mathrm{A}_{\text {core }}$ to find the required area product $\mathrm{A}_{\mathrm{w}} \mathrm{A}_{\text {core }}$ and thus the core size.
- Assumed values of $\mathrm{J}_{\mathrm{rms}}$ and $\mathrm{B}_{\mathrm{ac}}$ based on experience.
- Complete design of transformer as indicated.
- Check power dissipation and surface temperature using assumed values of $J_{r m s}$ and $B_{a c}$. If dissipation or temperature are excessive, select a larger core size and repeat design steps until dissipation/temperature are acceptable.
- Procedure is so-called area product method. Useful in situations where only one ore two transformers are to be built and size/weight considerations are secondary to rapid construction and testing..


[^0]:    Copyright © by John Wiley \& Sons 2003

[^1]:    Copyright © by John Wiley \& Sons 2003

[^2]:    Copyright © by John Wiley \& Sons 2003

