



First International Computer, Inc
Portable Computer Group HW Department

Board name : Mother Board Schematic

Project :

Version :

Initial Date :

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Nat name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting

www.laptop-schematics.com

1. Schematic Page Description :

- | | | |
|-------------------------------|-----------------------------------|------------------------------|
| 1. Title | 21. CRT Connector | 41. LED / DIP SW |
| 2. Schematic Page Description | 22. TV-Out VT1623M | 42. Screw Hole |
| 3. Block Diagram | 23. VT8237A PCI/USB (1/3) | 43. EC_PMX |
| 4. ANNOTATIONS | 24. VT8237A IDE/AC-LINK (2/3) | 44. Power Block |
| 5. Schematic Modify | 25. VT8237A V-LINK/MII/LPC (3/3) | 45. POWER (CPU CORE) |
| 6. Timing Diagram | 26. Power Good | 46. ACIN, BATIN and ADPOUT1 |
| 7. DDR Layout Guideline | 27. Reset Circuit | 47. Charger |
| 8. Yonah processor (1/2) | 28. VT6103L LAN PHY (10/100Ms) | 48. DCIN |
| 9. Yonah processor (2/2) | 29. USB CNN | 49. 5VDDA/S/M, 3VDDA/S/M |
| 10. CPU Thermal | 30. MINI / MDC / BT / CCD | 50. 1.05VDDM/1.5VDDM |
| 11. Clock Generator | 31. USB2.0 HUB IC | 51. 2.5VDDA/M, 1.5VA/1.8VM |
| 12. Clock Buffer | 32. AU6366 (Card Reader) | 52. DDR 1.8VDDS/0.9VDDM |
| 13. VN896 Host (1 OF 4) | 33. Express Card | 53. Daughter Board |
| 14. VN896 DDR2 (2 OF 4) | 34. Blank | 54. (U) USB Board |
| 15. VN896 Video (3 OF 4) | 35. Firm Ware Hub | 55. (F) Finger Printer Board |
| 16. VN896 Power (4 OF 4) | 36. INT K/B /LID/GP | |
| 17. DDR2 SO-DIMM0 | 37. S-ATA HDD / ODD CONN | |
| 18. DDR2 SO-DIMM1 | 38. Azalia VT1708A Codec | |
| 19. VT1634AL LVDS Transmitter | 39. AMP MAXIM9789AETJ | |
| 20. LCD Connector | 40. HP / MIC IN/ Int. MIC/LINE-IN | |

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	Mini PCI(Wireless LAN)
AD23	CardBus

PCIINT	CHIP
IRQA	MiniPCI/NB
IRQB	MiniPCI/CardBus
IRQC	MiniPCI
IRQD	

BUSMASTER	CHIP
REQ0 / GNT0	MiniPCI
REQ1 / GNT1	CardBus
REQ2 / GNT2	Mini PCI(Wireless LAN)
REQ3 / GNT3	
REQ4 / GNT4	

IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Cascade)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	ECP
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

4. Nat name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON or PSUSC0
3VDDA	3.3V always on power rail by DCON or PSUSC0
3VDDS	3.3V power rail
5VDDS	5.0V power rail
3VDDM	3.3V switched power rail
5VDDM	5.0V switched power rail
Vcore_CPU	Core Voltage for CPU

VCCP	1.05V for AGTL+ Termination Voltage
1.8VDDM	1.8V for CPU PLL Voltage
DDR 0.9VDDM	0.9V DDR Termination Voltage
1.5VDDM	1.5V switched power rail
1.5VDDS	1.5V power rail
1.5VDDA	1.5V always on power rail
2.5VDDS	2.5V power rail for DDR

Part Naming Conventions

C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= Arbitrary Logic Device
Y	= Crystal and Osc

Net Name Suffix







0 = Active Low signal

Signal Conditioning

D	= Damped (by a resistor)
Q	= Isolated (by a Q-switch)
L	= Filtered (by an inductor or bead)


5.Board Stack up Description

PCB Layers


Layer 1		Component Side, Microstrip signal Layer
Layer 2		Power Plane
Layer 3		Stripline Layer
Layer 4		Stripline Layer
Layer 5		Ground Plane
Layer 6		Component Side, Microstrip signal Layer

7. power on & off & S3 Sequence :


Power On Sequencing Timing Diagram



BATTERY ONLY POWER ON TIMING



S3 SUSPEND AND RESUME TIMING



www.laptop-schematics.com

8. Layout Guideline :

Montara-GM DDR Layout Guidelines

Note that all length matching formulas are based on GMCH die-pad to SO-DIMM pin total length


DDR Signal Groups

Group	Signal Name
Clocks	SCK[5:0] SCK#[5:0]
Data	SDQ[71:0] SDQS[8:0] SDM[8:0]
Control	SCKE[3:0] SCS#[3:0]
Command	SMA[12:6,3:0] SRA#[1:0] SRAS# SCAS# SWE#
CPC	SMA[5,4,2,1] SMAB[5,4,2,1]
Feedback	RCVENOUT# RCVENIN#


Length Matching Formulas

Signal Group	Minimum Length	Maximum Length
Control to Clock	Clock - 1.0"	Clock + 0.5"
Command to Clock	Clock - 1.0"	Clock + 2.0"
CPC to Clock	Clock - 1.0"	Clock + 0.5"
Strobe to Clock	Clock - 1.0"	Clock + 0.5"
Data to Strobe	Strobe - 25 mils	Strobe + 25 mils

Clock Signals Topologies and Routing Guidelines




Data Signals Topologies and Routing Guidelines




Control Signals Topologies and Routing Guidelines



Command Signals Topologies and Routing Guidelines



CPC Signals Topologies and Routing Guidelines



CLOCKS	LENGTH	TRACE / SPACE	NOTES
HCLKCPU[1..0] HCLKNB[1..0] HCLKITP[1..0]	2" ~ 8"	5 / 20 mils (5 mil space between + & -)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & NB trace mismatch within 450 mil
66MCLK_ICH 66MCLK_GMCH AGPCLK_ATI	4.5" ~ 9.0"	5 / 20 mils MAX : 8.5"	* 66MCLK ICH AGPCLK_GMCH AGPCLK_ATI Length mismatch within 100 mils
PCLKICH PCLKCB PCLK1394 PCLKUSB20 PCLKOP PCLKFWH PCLKSIO PCLKLAN			1. Making PC Length with minimum various 2. Max skew = 1ns
14MCLK_SIO 14MCLK_ICH 14MCLK_AC97	4.5" ~ 9.0"	5 / 10 mils	
48MCLK_ICH 48MCLK_CB	8.5" ~ 12.5"	5 / 20 mils	

SDQ/SDM to SDQS Mapping

Signal	Mask	Relative To	Mismatching
SDQ[7..0]	SDM[0]	SDQS[0]	+/- 25 mil
SDQ[15..8]	SDM[1]	SDQS[1]	+/- 25 mil
SDQ[23..16]	SDM[2]	SDQS[2]	+/- 25 mil
SDQ[31..24]	SDM[3]	SDQS[3]	+/- 25 mil
SDQ[39..32]	SDM[4]	SDQS[4]	+/- 25 mil
SDQ[56..40]	SDM[5]	SDQS[5]	+/- 25 mil
SDQ[55..48]	SDM[6]	SDQS[6]	+/- 25 mil
SDQ[63..56]	SDM[7]	SDQS[7]	+/- 25 mil
SDQ[71..64]	SDM[8]	SDQS[8]	+/- 25 mil

www.laptop-schematics.com

Place these inside socket cavity on L8 (North side secondary)

Place these inside socket cavity on L8 (South side secondary)

Place these inside socket cavity on L1 (North side Primary)




Place these inside socket cavity on L1 (South side Primary)

North side secondary

Original all none

South side secondary

L8/IC	
A7	VCC001
A8	VCC002
A9	VCC003
A10	VCC004
A11	VCC005
A12	VCC006
A13	VCC007
A14	VCC008
A15	VCC009
A16	VCC010
A17	VCC011
A18	VCC012
A19	VCC013
A20	VCC014
A21	VCC015
A22	VCC016
A23	VCC017
A24	VCC018
A25	VCC019
A26	VCC020
A27	VCC021
A28	VCC022
A29	VCC023
A30	VCC024
A31	VCC025
A32	VCC026
A33	VCC027
A34	VCC028
A35	VCC029
A36	VCC030
A37	VCC031
A38	VCC032
A39	VCC033
A40	VCC034
A41	VCC035
A42	VCC036
A43	VCC037
A44	VCC038
A45	VCC039
A46	VCC040
A47	VCC041
A48	VCC042
A49	VCC043
A50	VCC044
A51	VCC045
A52	VCC046
A53	VCC047
A54	VCC048
A55	VCC049
A56	VCC050
A57	VCC051
A58	VCC052
A59	VCC053
A60	VCC054
A61	VCC055
A62	VCC056
A63	VCC057
A64	VCC058
A65	VCC059
A66	VCC060
A67	VCC061
A68	VCC062
A69	VCC063
A70	VCC064
A71	VCC065
A72	VCC066
A73	VCC067
A74	VCC068
A75	VCC069
A76	VCC070
A77	VCC071
A78	VCC072
A79	VCC073
A80	VCC074
A81	VCC075
A82	VCC076
A83	VCC077
A84	VCC078
A85	VCC079
A86	VCC080
A87	VCC081
A88	VCC082
A89	VCC083
A90	VCC084
A91	VCC085
A92	VCC086
A93	VCC087
A94	VCC088
A95	VCC089
A96	VCC090
A97	VCC091
A98	VCC092
A99	VCC093
A100	VCC094
A101	VCC095
A102	VCC096
A103	VCC097
A104	VCC098
A105	VCC099
A106	VCC100
A107	VCC101
A108	VCC102
A109	VCC103
A110	VCC104
A111	VCC105
A112	VCC106
A113	VCC107
A114	VCC108
A115	VCC109
A116	VCC110
A117	VCC111
A118	VCC112
A119	VCC113
A120	VCC114
A121	VCC115
A122	VCC116
A123	VCC117
A124	VCC118
A125	VCC119
A126	VCC120
A127	VCC121
A128	VCC122
A129	VCC123
A130	VCC124
A131	VCC125
A132	VCC126
A133	VCC127
A134	VCC128
A135	VCC129
A136	VCC130
A137	VCC131
A138	VCC132
A139	VCC133
A140	VCC134
A141	VCC135
A142	VCC136
A143	VCC137
A144	VCC138
A145	VCC139
A146	VCC140
A147	VCC141
A148	VCC142
A149	VCC143
A150	VCC144
A151	VCC145
A152	VCC146
A153	VCC147
A154	VCC148
A155	VCC149
A156	VCC150
A157	VCC151
A158	VCC152
A159	VCC153
A160	VCC154
A161	VCC155
A162	VCC156
A163	VCC157
A164	VCC158
A165	VCC159
A166	VCC160
A167	VCC161
A168	VCC162
A169	VCC163
A170	VCC164
A171	VCC165
A172	VCC166
A173	VCC167
A174	VCC168
A175	VCC169
A176	VCC170
A177	VCC171
A178	VCC172
A179	VCC173
A180	VCC174
A181	VCC175
A182	VCC176
A183	VCC177
A184	VCC178
A185	VCC179
A186	VCC180
A187	VCC181
A188	VCC182
A189	VCC183
A190	VCC184
A191	VCC185
A192	VCC186
A193	VCC187
A194	VCC188
A195	VCC189
A196	VCC190
A197	VCC191
A198	VCC192
A199	VCC193
A200	VCC194





J86D	
A4	VSS001
A5	VSS002
A6	VSS003
A7	VSS004
A8	VSS005
A9	VSS006
A10	VSS007
A11	VSS008
A12	VSS009
A13	VSS010
A14	VSS011
A15	VSS012
A16	VSS013
A17	VSS014
A18	VSS015
A19	VSS016
A20	VSS017
A21	VSS018
A22	VSS019
A23	VSS020
A24	VSS021
A25	VSS022
A26	VSS023
A27	VSS024
A28	VSS025
A29	VSS026
A30	VSS027
A31	VSS028
A32	VSS029
A33	VSS030
A34	VSS031
A35	VSS032
A36	VSS033
A37	VSS034
A38	VSS035
A39	VSS036
A40	VSS037
A41	VSS038
A42	VSS039
A43	VSS040
A44	VSS041
A45	VSS042
A46	VSS043
A47	VSS044
A48	VSS045
A49	VSS046
A50	VSS047
A51	VSS048
A52	VSS049
A53	VSS050
A54	VSS051
A55	VSS052
A56	VSS053
A57	VSS054
A58	VSS055
A59	VSS056
A60	VSS057
A61	VSS058
A62	VSS059
A63	VSS060
A64	VSS061
A65	VSS062
A66	VSS063
A67	VSS064
A68	VSS065
A69	VSS066
A70	VSS067
A71	VSS068
A72	VSS069
A73	VSS070
A74	VSS071
A75	VSS072
A76	VSS073
A77	VSS074
A78	VSS075
A79	VSS076
A80	VSS077
A81	VSS078
A82	VSS079
A83	VSS080
A84	VSS081
A85	VSS082
A86	VSS083
A87	VSS084
A88	VSS085
A89	VSS086
A90	VSS087
A91	VSS088
A92	VSS089
A93	VSS090
A94	VSS091
A95	VSS092
A96	VSS093
A97	VSS094
A98	VSS095
A99	VSS096
A100	VSS097
A101	VSS098
A102	VSS099
A103	VSS100
A104	VSS101
A105	VSS102
A106	VSS103
A107	VSS104
A108	VSS105
A109	VSS106
A110	VSS107
A111	VSS108
A112	VSS109
A113	VSS110
A114	VSS111
A115	VSS112
A116	VSS113
A117	VSS114
A118	VSS115
A119	VSS116
A120	VSS117
A121	VSS118
A122	VSS119
A123	VSS120
A124	VSS121
A125	VSS122
A126	VSS123
A127	VSS124
A128	VSS125
A129	VSS126
A130	VSS127
A131	VSS128
A132	VSS129
A133	VSS130
A134	VSS131
A135	VSS132
A136	VSS133
A137	VSS134
A138	VSS135
A139	VSS136
A140	VSS137
A141	VSS138
A142	VSS139
A143	VSS140
A144	VSS141
A145	VSS142
A146	VSS143
A147	VSS144
A148	VSS145
A149	VSS146
A150	VSS147
A151	VSS148
A152	VSS149
A153	VSS150
A154	VSS151
A155	VSS152
A156	VSS153
A157	VSS154
A158	VSS155
A159	VSS156
A160	VSS157
A161	VSS158
A162	VSS159
A163	VSS160
A164	VSS161
A165	VSS162


Route VCCSENSE and VSSSENSE traces at 27.4 ohms with 50mil spacing. Place PU and PD within 1 inch of CPU

20-10299-00


20-10299-00







THERMAL SENSOR



www.laptop-schematics.com



Clock Layout :
 1. Close to Clock generator
 2. Trace as short as possible and use 12 mil
 3. Place crystal within 500 mils of CLK Generator





DIP SWITCH					CPU	AGP	PCI	REF		
FS4	FS3	pin3 FS2	pin2 FS1	pin1 FS0						
0	0	1	0	1	100.00M	66.67M	33.33M	14.318M	v	
0	0	0	0	1	133.33M	66.67M	33.33M	14.318M	v	
0	0	0	1	1	166.67M	66.67M	33.33M	14.318M	v	AutoFS1
0	0	0	1	0	200.00M	66.67M	33.33M	14.318M	v	

GND Shielding 10 mil space 5 mil space
 DISPCLKI, DISPCLKO 10 mil space 5 mil space
 GND Shielding 10 mil space 5 mil space


(8,9,13,15,25,35,50) 1.05VDDM
 (10,15,16,17,18,20,21,22,23,24,25,26,27,30,32,33,35,36,38,41,43,45,49,51) 3VDDM

DDR CLOCK BUFFER



(8,19,22,23,24,25,26,51) 2.5VDDM ○
 (51) 1.8VDDM ○





www.laptop-schematics.com




www.taptop.com

(16.17.18.51.52) 1.8VDDS 1.8VDDS



V-LINK Vref= 0.625





M_A[13..0]		CN26		M_DQ[63..0]	
M_A0	102	A0	D00	6	M_DQ0
M_A1	103	A1	D01	7	M_DQ1
M_A2	100	A2	D02	17	M_DQ2
M_A3	98	A3	D03	19	M_DQ3
M_A4	98	A4	D04	4	M_DQ4
M_A5	97	A5	D05	6	M_DQ5
M_A6	94	A6	D06	14	M_DQ6
M_A7	92	A7	D07	16	M_DQ7
M_A8	93	A8	D08	25	M_DQ8
M_A9	91	A9	D09	23	M_DQ9
M_A10	105	A10/AP	D010	35	M_DQ10
M_A11	30	A11	D011	37	M_DQ11
M_A12	89	A12	D012	20	M_DQ12
M_A13	116	A13	D013	22	M_DQ13
	89	A14	D014	36	M_DQ14
	84	A15	D015	38	M_DQ15
	85	A16_BA2	D016	43	M_DQ16
			D017	45	M_DQ17
			D018	55	M_DQ18
			D019	57	M_DQ19
			D020	44	M_DQ20
			D021	46	M_DQ21
			D022	56	M_DQ22
			D023	61	M_DQ23
			D024	63	M_DQ24
			D025	73	M_DQ25
			D026	75	M_DQ26
			D028	82	M_DQ28
			D029	84	M_DQ29
			D029	74	M_DQ30
			D030	76	M_DQ31
			D032	123	M_DQ32
			D033	126	M_DQ33
			D034	136	M_DQ34
			D034	137	M_DQ35
			D035	124	M_DQ36
			D036	129	M_DQ37
			D038	134	M_DQ38
			D039	138	M_DQ39
			D040	141	M_DQ40
			D041	143	M_DQ41
			D042	151	M_DQ42
			D043	153	M_DQ43
			D044	140	M_DQ44
			D045	142	M_DQ45
			D046	152	M_DQ46
			D047	154	M_DQ47
			D049	159	M_DQ49
			D050	173	M_DQ50
			D051	175	M_DQ51
			D052	158	M_DQ52
			D053	160	M_DQ53
			D054	174	M_DQ54
			D055	179	M_DQ55
			D056	183	M_DQ56
			D057	180	M_DQ57
			D058	191	M_DQ58
			D059	194	M_DQ59
			D060	182	M_DQ60
			D062	192	M_DQ62
			D063	194	M_DQ63


112	VDD1
117	VDD2
118	VDD3
96	VDD4
95	VDD5
118	VDD6
81	VDD7
82	VDD8
87	VDD9
103	VDD10
88	VDD11
104	VDD12
193	VDDSPD
83	VDD1
120	VDD2
50	VDD3
69	VDD4
62	VDD5
132	VSS42
144	VSS28
156	VSS44
166	VSS45
2	VSS46
15	VSS47
39	VSS48
27	VSS49
39	VSS50
149	VSS51
161	VSS52
28	VSS53
40	VSS54
138	VSS55
150	VSS56
162	VSS57
47	VSS1
153	VSS2
151	VSS3
77	VSS4
12	VSS5
48	VSS6
184	VSS7
78	VSS8
71	VSS9
121	VSS10
122	VSS11
198	VSS12
193	VSS13
8	VSS14
24	VSS15
145	VSS16
41	VSS17
53	VSS18
54	VSS19
50	VSS20
85	VSS21
60	VSS22
66	VSS23
127	VSS24
139	VSS25
128	VSS26
145	VSS27
165	VSS28
171	VSS29
172	VSS30
177	VSS31
197	VSS32
178	VSS33
199	VSS34
178	VSS35
199	VSS36
9	VSS37
21	VSS38
33	VSS39
155	VSS40
34	VSS41



SO-DIMM1

(10,11,15,16,17,20,21,22,23,24,25,26,27,30,32,33,35,36,38,41,43,45,49, 50,51) 3VDDM ○ 3VDDM
 (14,16,17,51,52) 1.8VDD5 ○ 1.8VDD5

www.laptop-schematics.com




	LOW	HIGH
DUAL	SINGLE CHANNEL OUTPUT	DUAL CHANNEL OUTPUT
EDGE	FALLING EDGE	RISING EDGE

* GPOUT : BIOS CONTROL * FP_DUAL : HW CONTROL

STRAPPING	PULL-UP	PULL-DOWN
FP_DUAL	Two Channel	Single Channel (Default)
FP_FD	Normal Mode (Default)	Power Down Mode
FP_R_FB	Rising Edge (Default)	Falling Edge

Place close to VT1637



Min : 80 MIL or Power Plane


Min : 80 MIL or Power Plane

Min : 80 MIL or Power Plane

SUPPORT "EDID"

LVDS Interface






Signal	LENGTH	TRACE	SPACE	TRACE MUTCHING	Impedance	Note
LVDS	10" Cable MAX 16"	4 mils (stripline)	20 mils	+/-20 mils (data to clock)	100 ohms +/-15%	Breakout region from NB should be less than 500 mils
		6 mils (microstrip)	7 mils (edge to edge)	+/-20 mils (with a clock pair)		
			20 mils (pair to pair)	X +/-20 mils (clock to clock)		
			20 mils (to non LVDS signal)			



www.laptop-schematics.com

TVD[11..0], TV_VS, TV_HS mismatch to TV_CLK less than +/-100 mil
 TVD[11..0]: outer(5,10) inner(4,8)


TV_VS, TV_HS: outer(5,10) inner(4,8)




Place 150 Ohm resistor near connector.
 Use 37.5 Ohm traces from GMCH to 150 Ohm resistors





TV OUT CIRCUIT

WIDTH= 8 MILS Z0=75 ohms
 LENGTH MAX=0.5"









SB VREF=0.45




Trace 8mil, space 24mil.




RTC Discharge Circuit




CPU POWER OK CIRCUIT




VR ON LM10W-- connect 5VDDM




SYSTEM POWER OK CIRCUIT








20060824A-FOLLOW LM10W V0.4. FOR RTC DELAY ISSUE.
(INCREASE 2.5VDDA & 2.5VDDM'S EFFICIENCY OF DISCHARGE.)





RESUME RESET





Finger printer



USB port for USB board

www.laptop-schematics.com

BLANK



www.laptop-schematics.com


1. C663, C330, U41 need put the same plane and close to chip for eye-patten test.
2. Pin assignment change .

CONTROLOUT 0 & 1 trace length please shorter & surround with GND

INTERFACE

(23) USB_PP7 ↔ USB_PP7
(23) USB_PN7 ↔ USB_PN7






www.laptop-schematics.com

BLANK


www.laptop-schematics.com

www.laptop-schematics.com




Same as CTx projects

INT KB CNN




GLIDE PAD CONNECTOR


GLIDE PAD Pin define
For ALPS



SWITCH BOARD CONNECTOR



LID Switch





SATA Layout Note:



MS or SL:	6mils	6mils	6mils	6mils	6mils
	20mils		6mils		20mils
			20mils		
			6mils		20mils
			6mils		20mils
			6mils		20mils

- TX** **RX**
- * Zdif = 100 Ohm +/- 10%. TX & RX should refer GND.No via & stubs.The Best layer is Top.
 - * TX/RX trace length < 2 inchs.
 - * TX+/- need matching trace ±10 mils length.
 - * RX+/- need matching trace ±10 mils length.
 - * SATA Pair to Pair Trace matching trace ±10 mils length.

NOTE

SATA differential stripline 20:5:6:5:20
 SATA differential microstripline 20:6:6:6:20
 請包GROUND


5pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR(NU)
 5pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR(NU)
 5pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR(NU)
 5pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR(NU)



IDE Signals

Signals	MAX Length (inch)	Width (mils)	Space (mils)
IDE_PDD[15:0]	8	5	10
IDE_SDD[15:0]	8	5	10
IDE_PDA0-2	8	5	10
IDE_SDA0-2	8	5	10
IDE_PDCS 10-30#	8	5	10
IDE_PDDREQ	8	5	10
IDE_SDDREQ	8	5	10
IDE_PDIOW#	8	5	10
IDE_PATADET	8	5	10
IDE_SATADET	8	5	10
IDE_PDDACK#	8	5	10
IDE_SDDACK#	8	5	10



CDROM CNN




www.laptopSchematics.com

10mil _____ GND_POWER
 10mil **10mil** AC97_PCBEEP
 10mil **10mil** GND_POWER
 10mil **10mil** GND_POWER
 10mil _____ GND_POWER
 10mil **10mil** AC97_BITCLK
 10mil **10mil** GND_POWER


AZALIA CODEC LAYOUT



INSERT: GROUND
 REMOVE: FLOATING



Please close to CODEC CHIP




HD Audio-ACZ_SDOUT/ACZ_SYNC/ACZ_BITCLK/ACZ_RESET#



Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7 (stripline) 5 on 7 (microstrip)	L1 = 0.5"-2.5" L2 <= 0.1" L3 = 1"-8"


*** L3 can be extended up to 15" if HD Audio docking is not used

HD Audio-ACZ_SDIN



Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7 (stripline) 5 on 7 (microstrip)	L1 <= 0.5" L2 <= 0.5"

*** Breakout can be routed 4 on 4 up to 50 0 mils







AZALIA CODEC POWER

Reserve (Power from Maxin IC)




Please close to CODEC CHIP







Connect the exposed thermal pad to AUDIO_GND



SPKR_EN# = High :Disable Speaker Amplifiers
 HP_EN = Low :Disable the Headphone Amplifiers




Speaker Mode gain (Max)


GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

www.laptop-schematics.com


LED indicator control logic



D28 D22 D24 D23 D25 D26 D27



DIP SWITCH




KBSEL2	KBSEL1	
ON	ON	US Keyboard
OFF	OFF	Reserved
OFF	OFF	US Keyboard
OFF	OFF	US Keyboard


MB_ID0	ON	Reserved
	OFF	Reserved
LDENSE#	ON	Reserved
	OFF	Reserved
PASS0	ON	Override
	OFF	Available
DVDSEL	ON	CD-ROM
	OFF	DVD
CMOS_CLEAR	ON	Reset RTC
	OFF	NONE

www.laptop-schematics.com


HOLE-P6_0B7_0D2_7 HOLE-P6_0D4_5 HOLE-P6_0D3_0 HOLE-P6_2D3_0 HOLE-P6_2D3_0




NUT-P6_0B2_0D1_1 NUT-P6_0B2_0D1_1




NUT-P6_0B6_0D4_0 NUT-P6_0B6_0D4_0 NUT-P6_0B6_0D4_0 NUT-P6_0B6_0D4_0







NUT-P6_0B4_5D3_5 NUT-P6_0B4_5D3_5




NUT-P6_0B2_0D1_1 NUT-P6_0B2_0D1_1







10/18 add by EMI



COUPON 4X2




SYSTEM POWER OVP



www.laptopproshematics.com

Power Block




www.laptop-schematics.com

$R_n = \frac{R_{parallel} * (R_{ntc} + R_{series})}{R_{parallel} + R_{ntc} + R_{series}}$
 $= \frac{[R813 * (R815 + R811)]}{[R813 + R815 + R811]}$
 $= 3.4K$
 Gain factor $G = R_n / [R_S (eqv) + R_n] = 0.57$ --- Recommend
 $R_S (eqv) = 2.56K$
 $R_{fb} = [N * R_{droop} / (DCR * G) - 1] * R_{in}$ N:no.
 of phase
 $R357 = [2 * 2.1mV / (1.1m * 0.57) - 1] * 1K = 3.96K$
 $R_{droop} = Intel\ spec. - 2.1m\ Ohms$

IMVP IV Load line slope : -2.1mV/A
VCORE CPU 44A
 For Merom CPU

Boost Voltage 1.2V
 Deeper Sleep Voltage 0.748V



Close L21


Close L21

(9) VCCSENSE >>>
 (9) VCCSENSE >>>
 18mil
 7mil space


Calculation formula

$I_{OC} * R_{droop} = R_{oc} * 10uA$
 Assume $R818 = R_{in} = 1K\ Ohm$
 If $OCP = 55A$
 $R807 = R_{oc} = 11.5Kohm$
 $R819 = R_{fb} = [N * R_{droop} / (DCR * G) - 1] * R_{in} = 5.69K \sim 5.11K$
 $R_{droop} = Intel\ spec. - 2.1m\ Ohms$
 $L / DCR = [R_n / R_S (eqv)] * C_n$
 $C782 + C783 = C_n = L / DCR / [R_n / R_S (eqv)] = 0.285uF$


5VDDA/S/M, 3VDDA/S/M



5VDDS/5VDDM




3VDDS/3VDDM




www.top-schematics.com

(86)	ADPOUT1	ADPOUT1
(20,45,46,48,50,52)	DCIN	DCIN
(27,41,43)	PMU5V	PMU5V
(29,30,41,45,50,51,52)	5VDDA	5VDDA
(29,30,41,45,50,51,52)	5VDDS	5VDDS
(10,21,24,36,37,38,39,40)	5VDDM	5VDDM
(28,43,48)	PMU3V	PMU3V
(10,20,23,24,25,26,27,28,29,30,33,36,43,		

1.5VDDM



VCCP



www.laptop-schematics.com

