

The Rome Laboratory

Reliability Engineer's Toolkit

April 1993

ROME LABORATORY RELIABILITY ENGINEER'S TOOLKIT

April 1993

An Application Oriented
Guide for the
Practicing Reliability Engineer

Systems Reliability Division Rome Laboratory Air Force Materiel Command (AFMC) 525 Brooks Rd. Griffiss AFB, NY 13441-4505

Quick Reference Application Index

How Do I . . . ?

•	Understand the Principles of TQM	2
	Understand Basic DoD R&M Policy and Procedures	7
•	Develop Quantitative Requirements	
	Reliability (R)	11
	Maintainability (M)	17
	Testability (T)	20
•	Tailor R&M Task Requirements	23
•	R&M Task Application/Priorities	25
•	Develop a Contract Data Requirements List	26
•	Specify Information To Be Included in Proposals	28
•	Evaluate Contractor Proposals	31
•	Specify Part Stress Derating	37
•	Determine the Limitations of Common Cooling Techniques	44
•	Understand Basic Parts Control	46
•	Identify Key R&M&T Topics for Evaluation at Design Reviews	55
•	Evaluate Contactor's Method of Managing Critical Items	62
•	Understand Design Concerns Associated with Dormant Conditions	63
•	Understand Basic SMT Design Issues	66
•	Evaluate Power Supply Reliability	67
•	Determine Part Failure Modes and Mechanisms	69
•	Evaluate Fiber Optic Reliability	73
•	Understand R&M&T Analysis Types and Purposes	77
•	Understand Reliability Prediction Methods	80
•	Understand Maintainability Prediction Methods	81
•	Understand Testability Analysis Methods	84
•	Evaluate a Reliability Prediction Report	85
•	Evaluate Existing Reliability Data	86
•	Evaluate a Maintainability/Testability Analysis Report	87
•	Evaluate a Failure Modes, Effects and Criticality Analyses Report	88
•	Approximate the Reliability of Redundant Configurations	89
•	Perform a Quick (Parts Count) Reliability Prediction	92
•	Adjust Reliability Data for Different Conditions	105
•	Predict the Reliability of SMT Designs	108
•	Understand Finite Element Analysis Application	113
•	Estimate IC Junction Temperatures for Common Cooling Techniques	115
	Understand Sneak Circuit Analysis Application	119

QUICK REFERENCE

	Estimate Reliability for Dormant Conditions	. 122
	Estimate Software Reliability	
	Develop an Environmental Stress Screening (ESS) Program	
•	Select a Reliability Qualification Test	
•	Select a Maintainability Qualification Test	
	Select a Testability Demonstration Test	
	Evaluate a Failure Reporting and Corrective Action System	
	Evaluate a Reliability Demonstration Test Plan	
	Evaluate a Reliability Demonstration Test Procedure	
	Evaluate a Maintainability Test Plan and Procedure	
	Participate in R&M Testing	
	Evaluate R&M Demonstration Test Reports	
	Understand Basic Design of Experiments Concepts	
	Understand Basic Accelerated Life Testing Concepts	
	Become Aware of Time Stress Measure Devices	
	Boome / Ware of Time Office modeline Devices minimum.	
SORTH LITTLE S	or More Help Appendices	
Но	w Do I ?	
•	Translate User Needs to R&M Requirements	A-1
	Develop SOW and Specification Requirements (Example)	A-7
•	Become Aware of Available R&M Software Tools	A-17
•	Develop Design Guidelines (Example)	A-23
•	Select a MIL-HDBK-781 Test Plan	A-37
•	Calculate Confidence Intervals	A-43
•	Calculate the Probability of Failure Occurrence	A-46
•	Understand Reliability Growth Testing	A-51
•	Select a MIL-STD-471 Test Plan	A-61
•	Find More R&M Data	A-67
•	Find R&M Related Electronic Bulletin Boards	A-72
•	Obtain R&M Training	A-75
•	Obtain R&M Periodicals	A-76
	Become Aware of R&M Symposia and Workshops	A-76
	Become Aware of R&M Specifications, Standards, Handbooks and	
	Rome Laboratory Technical Reports	A-81
	Understand Common Acronyms	A-95

FOREWORD

The original RADC (now Rome Laboratory) Reliability Engineer's Toolkit, July 1988, proved to be a best seller among military, industry and academic reliability practitioners. Over 10,000 copies were distributed and the Toolkit and its authors received the 1989 Federal Laboratory Consortium Special Award for Excellence in Technology Transfer.

This updated version, completed in-house at the Systems Reliability Division, contains new topics on accelerated testing, thermal analysis, surface mount technology, design of experiments, hardware/software reliability, component failure modes/mechanisms, dormancy, and sneak analysis. Revisions and updates in most other areas were also made.

This revision was led by a project team consisting of Bruce Dudley, Seymour Morris, Dan Richard and myself. We acknowledge the fine support we received from technical contributors Frank Born, Tim Donovan, Barry McKinney, George Lyne, Bill Bocchi, Gretchen Bivens, Doug Holzhauer, Ed DePalma, Joe Caroli, Rich Hyle, Tom Fennell, Duane Gilmour, Joyce Jecen, Jim Ryan, Dr. Roy Stratton, Dr. Warren Debany, Dan Fayette, and Chuck Messenger. We also thank typists Elaine Baker and Wendy Stoquert and the Reliability Analysis Center's MacIntosh Whiz, Jeanne Crowell.

Your comments are always welcome. If you wish to throw bouquets, these people should receive them. If it's bricks you're heaving, aim them at Bruce, Seymour, or me at the address below.

Anthony J. Feduccia Rome Laboratory/ERS 525 Brooks Road Griffiss AFB, NY 13441-4505

Table of Contents

Introdu	ction	1
Require R1 R2 R3 R4 R5 R6 R7	Quantitative Reliability Requirements	11 17 20 23 25 26 28
Source	Selection	
S1	Proposal Evaluation for Reliability and Maintainability	31
Design		
D1	Part Stress Derating	37
D2	Thermal Design	44
D3	Parts Control	46
D4	Review Questions	55
D5	Critical Item Checklist	62
D6	Dormancy Design Control	63
D7	Surface Mount Technology (SMT) Design	66
D8	Power Supply Design Checklist	67
D9	Part Failure Modes and Mechanisms	69
D10	Fiber Optic Design Criteria	73
Analysi	is	
A1	Reliability and Maintainability Analyses	77
A2	Reliability Prediction Methods	80
A3	Maintainability Prediction Methods	81
A4	Testability Analysis Methods	84
A5	Reliability Analysis Checklist	85
A6	Use of Existing Reliability Data	86
A7	Maintainability/Testability Analysis Checklist	87
A8	FMECA Analysis Checklist	88
A9	Redundancy Equations	89
A10	Parts Count Reliability Prediction	92
A11	Reliability Adjustment Factors	105
A12	SMT Assessment Model	108
A13	Finite Element Analysis	113
A14	Common Thermal Analysis Procedures	110
A15	Sneak Circuit Analysis	119
A16	Dormant AnalysisSoftware Reliability Prediction and Growth	124
A17	Software Heliability Prediction and Growth	144

TABLE OF CONTENTS

resting		
T1	ESS Process	129
T2	ESS Placement	130
Т3	Typical ESS Profile	131
T4	RGT and RQT Application	133
T5	Reliability Demonstration Plan Selection	134
T6	Maintainability Demonstration Plan Selection	
T7	Testability Demonstration Plan Selection	137
T8	FRACAS (Failure Reporting and Corrective Action System)	
Т9	Reliability Demonstration Test Plan Checklist	140
T10	Reliability Test Procedure Checklist	144
T11	Maintainability Demonstration Plan and Procedure Checklist	145
T12	Reliability and Maintainability Test Participation Criteria	146
T13	Reliability and Maintainability Demonstration Reports Checklist	
T14	Design of Experiments	
T15	Accelerated Life Testing	
T16	Time Stress Measurement	159
Appendi		
1	Operational Parameter Translation	
2 3	Example R&M Requirement Paragraphs	A-7
	R&M Software Tools	A-17
4	Example Design Guidelines	
5	Reliability Demonstration Testing	A-37
6	Reliability Growth Testing	
7	Maintainability/Testability Demonstration Testing	
8	Reliability and Maintainability Data Sources	A-65
9	Reliability and Maintainability Education Sources	A-73
10	R&M Specifications, Standards, Handbooks and Rome Laborator Technical Reports	γ A-79
11	Acronyms	A-95

INTRODUCTION

Introduction

Purpose

This Toolkit is intended for use by a practicing reliability and maintainability (R&M) engineer. Emphasis is placed on his or her role in the various R&M activities of an electronic systems development program. The Toolkit is not intended to be a complete tutorial or technical treatment of the R&M discipline but rather a compendium of useful R&M reference information to be used in everyday practice.

Format

The format of the Toolkit has been designed for easy reference. Five main sections are laid out to follow the normal time sequence of a military development program.

Descriptions of the "how to" of the R&M engineer's activities have been designed to take the form of figures, tables, and step-by-step procedures as opposed to paragraphs of text. Appendices are included to give a greater depth of technical coverage to some of the topics as well as to present additional useful reference information.

The Toolkit also includes a "Quick Reference Application Index" which can be used to quickly refer the R&M engineer to the portion of a section that answers specific questions. A quick reference "For More Help Appendices" index is also included for the more in-depth topics of the appendices.

Ordering information for the military documents and reports listed in the Toolkit is located in Appendix 10.

Terminology

The term "Reliability" used in the title of this document is used in the broad sense to include the field of maintainability. The content of the report addresses reliability and maintainability (R&M) because they are usually the responsibility of one government individual in a military electronics development program. In this context, testability is considered as a part of maintainability and is, therefore, inherently part of the "M" of "R&M." Where testability issues, such as development of quantitative requirements, are appropriate for separation from "M" discussion, they are and have been labeled accordingly.

Underlying Philosophy

The development and application of a successful reliability program requires a number of tasks and coordination steps. Key ingredients include:

- Aggressive Program Manager Support
- Firm and Realistic Requirements
- Effective Built-in-Test
- · Failure Reporting & Corrective Action
- · Thorough Technical Reviews
- · Complete Verification
- Parts Control

Total Quality Management

Total Quality Management (TQM) is an approach which puts quality first as the means to long-term survival and growth. It employs teamwork to improve the processes used by an organization in providing products and services. One could argue that TQM encompasses Reliability Engineering or that Reliability Engineering encompasses many TQM activities. Either way, the reliability engineer may well get involved in TQM. For example, he/she may be asked to evaluate a contractor's TQM approach, assist process improvement teams with statistical analyses, or serve as a member of a process improvement team looking at his/her own agency's processes. It, therefore, behooves the reliability professional to have some knowledge of TQM.

Principles of TQM


- Management Leadership: For successful TQM, the company management must create a cultural change from authoritarian management focused on short-term goals to using the full potential of all employees for long-term benefit. This means the agency executives must be consistent, persistent and personally involved in the pursuit of quality.
- Focus on Customer: It is easy to appreciate the need to focus on the
 external customer. Less obvious is the concept of internal customer
 satisfaction. Reliability engineering, for example, may be asked by Design
 Engineering (the customer) to review a proposed design for reliability. If an
 incomplete or shoddy evaluation is done, the ultimate design may not meet
 specifications. Output suffers and so does the efficiency of the project team.
 A TQM oriented organization seeks to understand and delight its customers,
 both external and internal.
- Constant Improvement: It is estimated that about 25% of operating costs of a typical manufacturing agency go for rework and scrap. Service organizations pay an even higher penalty for not doing things right the first time. Reducing these costs is a potential source of vast profit. Hence, TQM agencies seek to constantly improve their processes. The usual change agent is a team with members from all offices involved in the process, and including those who actually perform the work. Besides the measurable benefits, process improvements mean fewer defects going to customers, with an unmeasurable but significant effect on the bottom line.
- Use of Measurements and Data: TQM agencies seek to measure quality so that improvements can be tracked. Every process will have some operational definition of quality. The overall agency progress can be measured by calculating the "cost of quality" (money spent for preventing defects, appraising quality, rework and scrap). Typically, as more money is spent on preventing defects, savings made in scrap and rework reduce the overall cost of quality. Another common approach is to score the agency using the criteria for the Malcolm Baldrige National Quality Award as a measure. For Government agencies, the scoring criteria for the Office of

Management and Budget (OMB) Quality Improvement Prototype Award is used in lieu of the Malcolm Baldrige criteria. R&M engineers should use Statistical Process Control, Statistical Design of Experiments, Quality Function Deployment, Taguchi Methods, and other available quality tools. Design of Experiments is explained in Topic T14. Statistical Process Control techniques are described in this topic.


- Employee Involvement: A TQM agency recognizes the value of a skilled work force cooperating to satisfy the customer. Extensive education and training programs exist. Training in job skills, quality methods, and team building techniques is widely available. Cooperation between offices is the norm (e.g. concurrent engineering). Employees on all levels are widely involved in process improvement teams. Management looks for ways of reducing the hassle created by bureaucratic rules and regulations. Employees are trusted and empowered to do their jobs.
- Results: In a TQM agency, improvement is continuous and measured. Image building measurements like the number of improvement teams formed, are of less value than measures of cost of quality or increase in production which show real results. Management is not concerned with filling squares, but with making worthwhile changes.

TQM Tools


Process Flow Chart: A diagram showing all the major steps of a process.
 The diagram also shows how the various steps in the process relate to each other.




Pareto Chart: A bar graph of identified causes shown in descending order of frequency used to prioritize problems and/or data. The Pareto Principle states that a few causes typically account for most problems (20% of the serial numbered units account for 80% of the failures; 20% of the people do 80% of the work; etc.) Pareto diagrams help analyze operational data and determine modes of failure. They are especially useful when plotted before and after an improvement project or redesign to show what progress has been made.




Fishbone Chart: A cause and effect diagram for analyzing problems and the
factors that contribute to them, or, for analyzing the factors that result in a
desired goal. Also called an Ishikawa Chart. This tool requires the listing of
all possible factors contributing to a result and the subsequent detailed
investigation of each factor. It is usually developed in brainstorming sessions
with those that are familiar with the process in question.



• Control Chart: A method of monitoring the output of a process or system through the sample measurement of a selected characteristic and the analysis of its performance over time. There are two main types: control charts for attributes (to plot percentages of "go/no go" attribute data) and control charts for variables (to plot measurements of a variable characteristic such as size or weight). Control charts identify changes in a process as indicated by drift, a shift in the average value, or, increased variability. The upper and lower control limits are based on the sample mean (x̄), sample standard deviation (s) and the sample size (n).



 Shewhart Cycle: A method, created by Walter A. Shewhart, for attacking problems.



The cycle starts with the planning phase: defining the particular problem, deciding what data are needed and determining how to obtain the data; that is via test, previous history, external sources, etc. The process flow charts and Ishikawa diagrams are very useful at this point.


After planning it is necessary to do something (D on the chart); Getting the data needed, running a test, making a change, or, whatever the plan calls for.

The next step, C on the chart, is to check the results. In some instances, this would be done by a control chart. In any event the results are evaluated and causes of variation investigated. Histograms, Pareto Charts and Scattergrams can be helpful.

The last step, A, stands for Analyze and Act. What did the data in step C indicate? Based on the analysis, appropriate action is taken. This could be a process change or a decision that a new plan is needed. In any event, after you act, you go back to P and start another cycle. Even if the first trip around worked wonders, there are always more opportunities waiting to be discovered. The cycle is really a spiral going upward to better and better quality.

Reliability TQM Tasks

Many corporations have considered or utilized TQM principles. The reliability tasks most frequently used in producing a quality product are assembled in the following Pareto chart:



Department of Defense R&M Policy and Procedures

Department of Defense (DoD) Directive 5000.1, Defense Acquisition (23 Feb 91), establishes management policies and procedures for acquiring systems which satisfy all aspects of user operational needs. It is based on the principles contained in the Defense Management Report to the President (prepared by the Secretary of Defense, Jul 89). DoD Directive 5000.1 cancels 63 other DoD directives and policy memorandum, and replaces them with a single reference; DoD Instruction 5000.2, Defense Acquisition Policies and Procedures (23 Feb 91). The following R&M related documents are included in these cancellations: (1) DoD Instruction 3235.1, "Test and Evaluation of System Reliability, Availability and Maintainability", 1 Feb 82, (2) DoD Instruction 4120.19, "DoD Parts Control Program", 6 Jul 89. and (3) DoD Directive 5000.40, "Reliability and Maintainability", 8 Jul 80.

DoD Instruction 5000.2 establishes an integrated framework for translating broadly stated mission needs into an affordable acquisition program that meets those needs. It defines an event oriented management process that emphasizes acquisition planning, understanding of user needs and risk management. It is several hundred pages long and has 16 separate parts covering everything from Requirements Evolution and Affordability to the Defense Acquisition Board Process. Part 6, Engineering and Manufacturing, Subsection C, Reliability and Maintainability, establishes DoD R&M policy. The basic R&M policies and procedures described in this seven page section can be summarized as follows:

Policies

- Understand user needs and requirements.
- Actively manage all contributors to system unreliability.
- Prevent design deficiencies and the use of unsuitable parts.
- Develop robust systems insensitive to use environments.

Procedures

- Define both mission and logistics R&M objectives based on operational requirements and translate them into quantitative contractual requirements.
- Perform R&M allocations, predictions, and design analysis as part of an iterative process to continually improve the design.
- Establish parts selection and component derating guidelines.
- Preserve reliability during manufacturing through an aggressive environmental stress screening program.
- Establish a failure reporting and corrective action system.

- Perform reliability growth and demonstration testing.
- Use MIL-STD-785 (Reliability Program for Systems & Equipment, Development and Production) and MIL-STD-470 (Maintainability Program for Systems & Equipment) for R&M program guidance.

This Toolkit, although not structured to address each policy and procedure per se, addresses the practical application of the procedures to the development of military electronic hardware.

For More Information

"Total Quality Improvement." Boeing Aerospace Co., PO Box 3999, Seattle WA 98124; 1987.

"Total Quality Management, A Guide For Implementation." DoD 500.51-6; OASD (P&L) TQM, Pentagon, Washington DC; February 1989.

"Total Quality Management (TQM), An Overview." RL-TR-91-305; ADA 242594; Anthony Coppola, September 1991.

"A Rome Laboratory Guide to Basic Training in TQM Analysis Techniques." RL-TR-91-29; ADA 233855; Anthony Coppola, September 1989.

DoD Directive 5000.1, "Defense Acquisition," 23 February 1991.

DoD Instruction 5000.2, "Defense Acquisition Policies and Procedures," 23 February 1991.

Section R Requirements

Contents

R1	Quantitative Reliability Requirements	11
R2	Quantitative Maintainability Requirements	17
R3	Quantitative Testability/Diagnostic Requirements	20
R4	Program Phase Terminology	23
R5	R&M Task Application/Priorities	25
R6	Contract Data Requirements	26
R7	R&M Information for Proposals	28
Re	lated Topics	
App	pendix 2 Example R&M Requirements Paragraphs	A-7

Insight

Requirement development is critical to program success. Military standards (MIL-STDs) cannot be blindly applied. Requirements must be tailored to the individual program situation considering the following:

- Mission Criticality
- Operational Environment
- Phase of Development
- · Other Contract Provisions (incentives, warranties, etc.)
- Off-The-Shelf Versus Newly Designed Hardware

For More Information

MIL-STD-470	"Maintainability Program for Systems and Equipment"
MIL-STD-721	"Definition of Terms for Reliability and Maintainability"
MIL-STD-785	"Reliability Program for Systems and Equipment Development and Production"
MIL-STD-2165	"Testability Programs for Electronic Systems and Equipment"
DODD 5000.1	"Defense Acquistion"
DODI 5000.2	"Defense Acquisition Management Policies and Procedures"
RADC-TR-89-45	"A Government Program Manager's Testability/Diagnostic Guide"
RADC-TR-90-31	"A Contractor Program Manager's Testability Diagnostic Guide"
RADC-TR-90-239	"Testability/Diagnostics Design Encyclopedia"
RL-TR-91-200	"Automated Testability Decision Tool"

Topic R1: Quantitative Reliability Requirements

Scope of Requirements

Reliability parameters expressed by operational users and ones specified in contractual documents take many forms. Tables R1-1 and R1-2 identify the characteristics of reliability parameters.

Table R1-1: Logistics (Basic) and Mission Reliability Characteristics

Logistics (Basic) Reliability		Mission Reliability	
•	Measure of system's ability to operate without logistics support	•	Measure of system's ability to complete mission
•	Recognize effects of all occurrences that demand support without regard to effect on mission	•	Consider only failures that cause mission abort
•	Degraded by redundancy	•	Improved by redundancy
•	Usually equal to or lower than mission reliability	•	Usually higher than logistics reliability

Table R1-2: Operational and Contractual Reliability Characteristics

Contractual Reliability		Operational Reliability
•	Used to define, measure and evaluate contractor's program	 Used to describe reliability performance when operated in planned environment
•	Derived from operational needs	,
•	Selected such that achieving them allows projected satisfaction of operational reliability	 Not used for contract reliability requirements (requires translation)
•	Expressed in inherent values	 Used to describe needed level of reliability performance
•	Account only for failure events subject to contractor control	 Include combined effects of item design, quality, installation environment,
•	Include only design and manufacturing characteristics	maintenance policy, repair, etc.

Contractual Reliability	Operational Reliability	
Typical terms	Typical terms	
- MTBF(mean-time-between-failures)	 MTBM (mean-time-between- maintenance) 	
 Mission MTBF (sometimes also called MTBCF) 	- MTBD (mean-time-between- demand)	
	 MTBR (mean-time-between- removal) 	
	 MTBCF (mean-time-between- critical-failure) 	

Operational Constraints

- · Mission Criticality
- · Availability Constraints
- Self-Sufficiency Constraints
- Attended/Unattended Operation
- Operational Environment
- Use of Off-the-shelf or Newly Designed Equipment

How to Develop Requirements

Figure R1-1 defines the general reliability requirement development process. Key points to recognize from this process are:

1. User requirements can be expressed in a variety of forms that include combinations of mission and logistics reliability, or they may combine reliability with maintainability in the form of availability. Conversion to commonly used operational terms such as mean-time-between-maintenance (MTBM) and mean-time-between-critical-failure (MTBCF) must be made from terms such as operational availability (A₀) and break-rate, etc., to enable translation to parameters which can be specified in contracts.

An example is:

$$A_0 = \frac{MTBM}{MTBM + MDT}$$

(Solve for MTBM using mean downtime (MDT) which includes the actual repair time plus logistics delay time.)

- 2. Since operational reliability measures take into account factors beyond the control of development contractors, they must be translated to contractual reliability terms for which contractors can be held accountable. (Appendix 1 provides one means of accomplishing this translation.)
- 3. The process cannot end with the translation to a contractual value. Evaluation of the realism of the translated requirements is a necessary step. Questions that have to be answered are: are the requirements compatible with the available technology and do the requirements unnecessarily drive the design (conflict with system constraints such as weight and power). Addressing these issues requires reviewing previous studies and data for similar systems. Adjustment factors may be appropriate for improvement of technology and for different operating environments, duty cycles, etc. See Topic A11 for Reliability Adjustment Factors.
- 4. Systems with mission critical requirements expressed by the user present difficulties in the requirement development process. Translation models don't account for the nonexponential situations that exist with redundant systems. Because the reliabilities of redundant paths are high compared to serial ones, an approximation can be made that these paths have an equivalent failure rate of zero so that only the remaining serial elements need to be translated.
- 5. The requirement process involves allocation of values to lower levels. In some cases, this is an iterative process requiring several tries to satisfy all requirements. For other cases, the requirements can't be satisfied and dialogue and tradeoffs with the user are required.
- For cases where user needs are not specified it still makes sense to invoke at least a logistics (basic) reliability requirement. In so doing, the contractor has a degree of accountability and is likely to put more effort into designing a reliable system.
- 7. Table R1-3 indicates typical ranges of MTBF for different types of electronic systems.

Table R1-3: Typical MTBF Values

Ground Rotating Search Radar	MTBF (Hours) 100-200
Large Fixed Phase Array Radar	
Tactical Ground Mobile Radar	
Airborne Fighter Fire Control Radar	
Airborne Search Radar	
Airborne Identification Radar	
Airborne Navigation Radar	300-4,500
Communications Equipment	MTBF (Hours)
Ground Radio	5,000-20,000
Portable Ground Radio	1,000-3,000
Airborne Radio	500-10,000
Ground Jammer	
Ground Computer Equipment	MTBF (Hours)
Workstation	2,000-4,500
Personal Computer (CPU) 286/386/486	1,000-5,000
Monochrome Display	
Color Display	
40-100 Megabyte Hard Disk Drive	
Floppy Disk/Drive	
Tape Drive	
CD/ROM	
Keyboard	
Dot Matrix, Low Speed, Printer	
Impact, High Speed, Printer	
Thermal Printer	
Plotter	30,000-40,000
Modem	20,000-30,000
Mouse	50,000-200,000
Clock	
Miscellaneous Equipment	MTBF (Hours)
Airborne Countermeasures System	
Airborne Power Supply	
Ground Power Supply	
IEEE Bus	-
Ethernet	




Figure R1-1: Quantitative Reliability Requirement Development Process

Figure R1-1 Notes:

1. User Needs Cases

Logistics Reliability	Mission Reliability	Comments
Specified	Specified	
Specified	Not specified	Delete steps D, H, I
Not specified	Specified	
Not specified	Not specified	Delete steps D, H, I
	Specified Specified Not specified	Specified Specified Specified Not specified Not specified Specified

- A 10-20% reliability improvement factor is reasonable for advancement of technology.
- 3. Adjustment of data to use environment may be required (see Topic A11). See Appendix 8 for R&M data sources.
- 4. Reliability requirements necessitating redundancy add weight, cost and power.
- Alternate forms of user requirements should be converted to MTBM's to enable translation.

Topic R2: Quantitative Maintainability Requirements

Scope of Requirements

Unique maintainability parameters need to be specified for three basic levels of repair:

- Organizational Level: Repair at the system location. Usually involves replacing plug-in modules and other items with relatively short isolation and replacement times.
- Intermediate Level: Repair at an intermediate shop facility which has more extensive capabilities to repair lower hardware indenture levels.
- Depot Level: Highly specialized repair facility capable of making repairs at all hardware indenture levels. Sometimes the original equipment manufacturer.

Recent Air Force policy has promoted the concept of two level maintenance in place of the traditional three level system. Under this concept the classification is:

- On-equipment: Maintenance actions accomplished on complete end items.
- Off-equipment: In-shop maintenance actions performed on removed components.

Parameters which need to be specified vary with the level of repair being considered. Key maintainability parameters include:

- Mean time to repair (MTTR): Average time required to bring system from a
 failed state to an operational state. Strictly design dependent. Assumes
 maintenance personnel and spares are on hand (i.e., does not include
 logistics delay time). MTTR is used interchangeably with mean corrective
 maintenance time (Mct).
- Mean maintenance manhours (M-MMH): Total manpower per year (expressed in manhours) required to keep the system operating (not including logistics delay time).
- Mean time to restore system (MTTRS): The average time it takes to restore a system from a failed state to an operable state, including logistics delay time MTTRS = logistics delay time + MTTR). Logistics delay time includes all time to obtain spares and personnel to start the repair.
- Preventive maintenance (PM): Time associated with the performance of all required preventive maintenance. Usually expressed in terms of hours per year.

Operational Constraints

Basic maintainability requirements are determined through an analysis of user operational constraints. Operational constraints include:

- · Operating hours per unit calendar time and/or per mission
- Downtime, maintenance time, or availability constraints
- Mobility requirements
- Attended/unattended operation
- Self-sufficiency constraints
- · Reaction time
- Operational environment (e.g., chemical, biological and nuclear)
- · Skill levels of maintenance personnel
- Manning
- Types of diagnostics and maintenance support equipment which can be made available or implemented (built-in test, manual test equipment, external automatic test equipment, etc.).
- Levels at which repair takes place
- · Use of off-the-shelf equipment versus newly designed equipment

How to Develop Requirements

The best guidance available is to provide a range of typical values usually applied for each parameter.

Table R2-1: Typical Maintainability Values

	Organizational	Intermediate	Depot
MTTR	.5 - 1.5 hr	.5 - 3 hr	1 -4 hr
M-MMH	Note 1	Note 1	Note 1
MTTRS	1 - 8 Hrs (Note 2)	NA	NA
PM	2 - 15 hr/yr	NA	NA

Notes:

- M-MMH depends on the number of repair visits to be made, the MTTR for each repair visit and the number of maintenance personnel required for each visit. Typical calculations of the mean maintenance manhours per year include:
 - a. Immediate maintenance of a continuously operated system: M-MMH = (8760 hr/yr)/(MTBF) x (MTTR) x (maintenance personnel per repair) + (PM hours per year) x (Maintenance personnel).
 - b. Delayed maintenance of a fault tolerant system: M-MMH = (number of expected repair visits) x (time for each visit) x (maintenance personnel per visit) + (PM hours per year) x (Maintenance personnel).
 - c. Maintenance of a continuously operated redundant system allowed to operate until failure. M-MMH = (8760 hr/yr)/(MTBCF) x (time for each visit) x (maintenance personnel per visit) + (PM hours per year) x (Maintenance personnel).

Time for each visit is the number of repairs to be made times the MTTR for each repair if repairs are made in series.

2. For unique systems that are highly redundant, MTTRS may be specified as the switch time.

Topic R3: Quantitative Testability/Diagnostic Requirements

Scope of Requirements

Testability/Diagnostics functions and parameters that apply to each repair level:

- Fault Detection: A process which discovers the existence of faults.
- Fault Isolation: Where a fault is known to exist, a process which identifies one or more replaceable units where the fault(s) may be located.
- False Alarms: An indication of a fault where no fault exists such as operator error or Built-in Test (BIT) design deficiency.

Testability/Diagnostic requirements are sometimes expressed in the form of rates or fractions such as:

- Fraction of Faults Detected (FFD): The quantity of faults detected by BIT or External Test Equipment (ETE) divided by the quantity of faults detected by all fault detection means (including manual).
 - System and Equipment Level FFD is usually weighted by the measured or predicted failure rates of the faults or replaceable units.
 - Microcircuit Level FFD is called fault coverage or fault detection coverage, and all faults are weighted equally. In the fault-tolerant design community, "fault coverage" almost invariably refers to fault recovery coverage. This is usually expressed as the conditional probability that, given a fault has occurred and has been detected, the system will recover.
- Fault Isolation Resolution (FIR): The probability that any detected fault can be isolated by BIT or ETE to an ambiguity group of size "x" or less. (Typically specified for several values of "x").
- False Alarm Rate (FAR): The frequency of occurrence of false alarms.

Scope of Diagnostics

- **Embedded:** Defined as any portion of the weapon system's diagnostic capability that is an integral part of the prime system.
- External: Any portion of the diagnostic capability that is not embedded.
- Manual: Testing that requires the use of technical manuals, troubleshooting procedures, and general-purpose test equipment (e.g., voltmeter) by a maintenance technician.

- Test Program Set (TPS): The complete collection of data and hardware necessary to test a specific Unit Under Test (UUT) on a specific Automatic Test Equipment (ATE). As a minimum, a TPS consists of:
 - Test vector sets (for a digital UUT)
 - Test application programs (software that executes on the ATE and applies the vectors under the necessary conditions)
 - Test fixtures and ATE configuration files
 - Documentation

A major element of external diagnostics involves the following:

 Automatic Test Equipment (ATE): The apparatus with which the actual UUT will be tested. ATE for digital UUTs has the capability to apply sequences of test vectors under specified timing, loading, and forcing conditions.

How to Develop Requirements

In theory, weapon system diagnostic requirements should be developed as an outgrowth of the user developed mission and performance requirements contained in a Mission Need Statement (MNS), Operational Requirements Document (ORD) or similar type document.

The following should also be considered:

- Diagnostic capability realistically achievable with the selected hardware technology and software complexity.
- Tradeoffs involving reliability, maintainability, logistics, weight, power requirements, and system interruption.

Table R3-1: Typical Testability Values

		% Capability	Repair Level
Fault Detection (All Means)	90-100	Organizational
	•	100	Intermediate
		100	Depot
Fault Detection:	BIT & ETE	90-98	Organizational
	BIT & ETE	95-98	Intermediate
	BIT & ETE	95-100	Depot
Fault Isolation R	esolution		
Three or few	er LRUs	100	Organizational
One LRU		90-95	Organizational
Four or fewer	SRUs	100	Intermediate
One SRU		75-85	Intermediate

Notes:

LRU - Line-Replaceable Unit (e.g., Box, Power Supply, etc.)
SRU - Shop-Replaceable Unit (e.g., Circuit Card)
BIT - Built-in-Test
ETE - External Test Equipment

Topic R4: Program Phase Terminology

Table R4-1: Acquisition Phase Purposes and Corresponding Scope of R&M Requirements

Acquisition Phase	Phase Purpose	Scope of the R&M Requirement				
1. Research	Expansion of knowledge in a scientific area	No structured R&M tasks				
	Paper study					
	Usually no hardware developed					
Exploratory Development (Concept Exploration and Definition)	 Study and analysis of a specific military problem 	 Usually no structured R&M tasks. R&M tradeoff studies may be considered 				
	Consideration of alternative solutions	33113133133				
Advanced Development (Demonstration and Validation)	Develop hardware to solve a specific military problem					
Laboratory Test Vehicle	 Development of a system/ equipment which is not intended for operational use 	 Only minimum R&M requirements ar needed (e.g., data collection) 				
Field Use (Limited Quantity)	 Development of very small quantities (1 or 2) of specialized equipment/systems 	 Moderate R&M requirements are usually specified to provide reasonable reliability and minimum logistics costs 				
High Potential for Further Development	 This is the category of true advanced development with the purpose of building and testing hardware for proving concepts. The hardware is not intended for operational use. 	 Moderate R&M requirements are needed (e.g., R&M prediction, part derating, FRACAS, limited parts control) 				
Likely to Go Directly to Production	 Advanced development hardware is being developed for production prototype purposes 	 Significant R&M requirements are necessary (e.g., R&M prediction, part derating, parts control, FRACAS) 				

4.	Full Scale Development (Engineering and Manufacturing Development)	•	Develop and test a prototype model for production purposes	•	Extensive R&M requirements are considered necessary (e.g., all the above plus testing)
5.	Production and Development	•	To build, test and accept operational units without degrading the capabilities previously designed into the hardware	٠	Emphasis is on quality assurance and ESS tasks

Rome Laboratory experience has shown that Advanced Development programs have a range of purposes varied enough to warrant different R&M Requirements.

For the purpose of the remaining discussions on R&M task priorities (Topic R5), the four most common cases in the three most common environments (Ground, Airborne & Space) are addressed:

Advanced Development (or Demonstration and Validation): This category is the "normal" advanced development model situation above designated as "High Potential for Further Development."

Full Scale Development (or Engineering and Manufacturing Development): As described above.

Production and Development: As described above.

Off-Shelf Buys: This category can be either an advanced development model or full scale development when the equipment being acquired is already designed, or modified only slightly.

rogram Surveillance and Control Tasks R&M&T Design Reviews Failure Reporting & Corrective Action System (FRACAS) Failure Review Board Subcontractor Control esign & Analysis Tasks Part Selection and Control	Gmd R E4	Abme R E5	Space R E6	Grnd R E3	Abrne R E4	Space R E5	Grnd	Abrne	Space	Grnd R	Abme R	Space R	(S	DI-R-7080 & DI-
R&M&T Design Reviews Failure Reporting & Corrective Action System (FRACAS) Failure Review Board Subcontractor Control esign & Analysis Tasks Part Selection and Control	E4			•						R	R	R		DLD 7000 9 DI
Failure Reporting & Corrective Action System (FRACAS) Failure Review Board Subcontractor Control esign & Analysis Tasks Part Selection and Control	E4			•						R	R	R	•	DLD-7090 8 DI
System (FRACAS) Failure Review Board Subcontractor Control esign & Analysis Tasks Part Selection and Control		E5	E6	E3	E4	E5					- 1	•		MNTY-80823
Subcontractor Control esign & Analysis Tasks Part Selection and Control E	E1						E1	E1	E2	E1	E1	E1	•	DI-RELI-80255
esign & Analysis Tasks Part Selection and Control	E1						0	0	0				•	Incl in DI-R-7080
Part Selection and Control E	E1			R	R	R	R	R	R	E3	E3	E3	•	Incl in DI-R-7080
	E1								·		***			
Part Derating E		E1	E1	E1	E1	E1							•	DI-MIS-80071A
	E2	E2	E2	E2	E2	E2								See Topic D1
													•	Incl in DI-R-7095
Failure Modes, Effects & Criticality Analysis (FMECA)		0	E4	0	R	E4							٠	DI-R-7085A
R&M&T Prediction & Allocation	E3	E4	E5	E5	E7	E6				E5	E5	E5	•	DI-R-7094, 7095 & DI-MNTY-8082
Sneak Circuit Analysis			0		0	R			0					DI-R-7083
Critical Items		0	Ř	0	Ö	E8	0	0	ŏ					DI-RELI-80685
Thermal Management & Analysis C	0	E3	E3	Ř	Ē3	E3	•	•	•	E2	E2	E2		Incl in DI-R-7095
Effects of Storage, Handling, etc.	_			R	R	R	0	0	0					Incl in DI-R-7095
est & Evaluation Tasks														
Reliability Qualification Test				E4	E6					0	0		•	DI-RELI-80250, 80251, 80252
Maintainability Demo Test				E6	E8					0	0		•	DI-MNTY-80831, 80832
Testability Demonstration				0	0					0	0			DI-MNTY-80831
Environmental Stress Screening (ESS)				Р	Р	Р	E2	E2	E1	E 4	E4	E4	•	Incl in DI-RELI- 80255
Production Reliability Acceptance Tests							E3	E3					٠	DI-RELI-80251, 80252
Reliability Growth Testing		0		0	E5	E7				0	0		•	Incl in DI-R-7080

Notes:
1. See Topic R6 for a complete list of data items and delivery dates.
2. See Appendix 2 for sample statement of work and specification paragraphs.

Topic R6: Contract Data Requirements

In order for the government to receive outputs from the required contractor performed tasks, the appropriate deliverables must be specified in the Contract Data Requirements List (CDRL). The content of these CDRL items is specified by reference to standard Data Item Descriptions. The timing and frequency of the required reports must be specified in the CDRL.

Table R6-1: Data Items & Delivery Dates

	Title	Recommended Delivery Date
Reliability		
DI-R-7079	Reliability Program Plan	90 days prior to PDR
DI-R-7080	Reliability Status Report	90 days prior to PDR & bimonthly
DI-R-7083	Sneak Circuit Analysis Report	30 days prior to PDR & CDR
DI-R-7085A	FMECA Report	30 days prior to CDR
DI-R-7086	FMECA Plan	90 days prior to PDR
DI-R-7094	Reliability Block Diagram & Math Model Report	30 days prior to PDR & CDR
DI-R-7095	Reliability Prediction & Documentation of Supporting Data	30 days prior to PDR & CDR
DI-R-7100	Reliability Report for Exploratory Development Models	30 days prior to end of contract
DI-RELI-80247	Thermal Survey Report	30 days prior to PDR & after testing
DI-RELI-80248	Vibration Survey Report	90 days prior to start of testing
DI-RELI-80249	Burn-in Test Report	60 days after end of testing
DI-RELI-80250	Reliability Test Plan	90 days prior to start of testing
DI-RELI-80251	Reliability Test Procedures	30 days prior to start of testing
DI-RELI-80252	Reliability Test Report	60 days after end of testing
DI-RELI-80253	Failed Item Analysis Report	As required
DI-RELI-80254	Corrective Action Plan	30 days after end of testing

	Title	Recommended Delivery Date
DI-RELI-80255	Failure Summary & Analysis Report	Start of testing, monthly
DI-RELI-80685	Critical Item Control Plan	30 days prior to PDR
DI-MISC-80071	Part Approval Request	As Required
Maintainability		
DI-MNTY-80822	Maintainability Program Plan	90 days prior to PDR
DI-MNTY-80823	Maintainability Status Report	90 days prior to PDR &
DI-MNTY-80824	Data Collection, Analysis & Corrective Action System Reports	bimonthly As Required
DI-MNTY-80825	Maintainability Modeling Report	30 days prior to PDR & CDR
DI-MNTY-80826	Maintainability Allocations Report	30 days prior to PDR & CDR
DI-MNTY-80827	Maintainability Predictions Report	30 days prior to PDR & CDR
DI-MNTY-80828	Maintainability Analysis Report	30 days prior to PDR & CDR
DI-MNTY-80829	Maintainability Design Criteria Plan	90 days prior to PDR
DI-MNTY-80830	Inputs to the Detailed Maintenance Plan & Logistics Support	As required
DI-MNTY-80831	Maintainability Demonstration Test Plan	90 days prior to start of testing
DI-MNTY-80832	Maintainability Demonstration Report	30 days after end of testing
Testability		
DI-R-7080 & DI-RELI-80255	(See Reliability & Maintainability D	Data Item List)
DI-MNTY-80831 & 80832	(See Maintainability Data Item Lis	t)
DI-T-7198	Testability Program Plan	90 Days prior to PDR
DI-T-7199	Testability Analysis Report	30 days prior to PDR & CDR

Topic R7: R&M Information for Proposals

Proposal preparation guidance should be provided in the request for proposal (RFP) package to guide the contractor in providing the information most needed to properly evaluate the R&M area during source selection. This is part of the requirements definition process.

Depending on the scope of the R&M requirements specified, information such as the following should be requested for inclusion in the proposal:

- Preliminary R&M analysis/models and estimates of values to be achieved (to at least the line replaceable unit (LRU) level)
- Design approach (including thermal design, parts derating, and parts control)
- R&M organization and its role in the overall program
- Key R&M personnel experience
- Schedules for all R&M tasks
- Description of R&M design guidelines/criteria to be used and trade studies and testing to be performed

Note:

It is critical that qualified R&M personnel take part in the actual evaluation of technical proposals. The R&M engineer should make sure this happens by agreement with program management.

Section S Source Selection

		Contents
Proposal Evaluation for and Maintainability	Reliability	31

Insight

The criteria for evaluation of contractor proposals has to match the requirements specified in the Request for Proposal (RFP). Contractors must be scored by comparing their proposals to the criteria, not to each other. R&M are generally evaluated as parts of the technical area. The total source selection process includes other nontechnical areas. Air Force policy has emphasized the importance of R&M in the source selection process.

For More Information

AFR 70-15	"Source Selection Policy and Procedures"
AFR 70-30	"Streamlined Source Selection Procedures"

Topic S1: Proposal Evaluation for Reliability and Maintainability

Understanding

- Does the contractor show understanding of the importance of designing in R&M&T in the effort?
- Does the contractor show a firm understanding of R&M&T techniques, methodology, and concepts?
- Does the contractor indicate understanding of the role of testability/diagnostics on maintainability and maintenance?
- Does the contractor understand integrated diagnostics design principles?
- Does the contractor note similar successful R&M&T efforts?

Approach

Management

- Is an R&M&T manager identified, and are his/her experience and qualifications adequate in light of the scope of the overall program?
- Are the number and experience of R&M&T personnel assigned to the program, and the number of manhours adequate, judged in accordance with the scope of the overall program?
- Does the R&M&T group have adequate stature and authority in the organizational framework of the program (e.g., they should not fall under direct control of the design group)?
- Does the R&M&T group have an effective means of crosstalk and feedback of information between design engineers and higher management?
- Does the R&M&T manager have adequate control over R&M&T for subcontractors and vendors?
- Is the testability diagnostics function integrated into the R&M program?

Does the contractor utilize concurrent engineering practices and is the R&M&T group represented on the team?

Design

 Are design standards, guidelines and criteria such as part derating, thermal design, modular construction, Environmental Stress Screening (ESS), and testability cited?

- Is the contractor's failure reporting and corrective action system (FRACAS) a closed loop controlled process?
- Is there a commitment to the required parts control program (e.g., MIL-M-38510, MIL-STD-883, etc.)? Are approval procedures described/proposed for nonstandard parts?
- Are system design reviews (internal and external) required regularly?
- Are tradeoff studies proposed for critical design areas?
- Is a time-phasing of R&M&T tasks provided along with key program milestones?
- Are areas of R&M&T risk identified and discussed?
- Does the contractor include consideration of software reliability?
- Does the contractor describe his plan for testability/diagnostics design and the potential impacts on reliability and maintainability?
- Does the contractor identify tools to be used to generate test vectors and other diagnostic procedures for BIT and ATE (automatic test equipment)?

Analysis/Test

- Are methods of analysis and math models presented?
- Are the R&M&T prediction and allocation procedures described?
- Has the time phasing of the R&M&T testing been discussed, and is it consistent with the overall program schedule?
- Is adequate time available for the test type required (such as maximum time for sequential test)?
- Is the ESS program consistent with the requirements in terms of methodology and scheduling?
- Does the contractor make a commitment to predict the design requirement MTBF prior to the start of testing?
- Are the resources (test chambers, special equipment, etc.) needed to perform all required testing identified and, is a commitment made to their availability?

Compliance

Design

- Does the contractor indicate compliance with all required military specifications for reliability, maintainability and testability?
- Is adequate justification (models, preliminary estimates, data sources, etc.) provided to backup the claims of meeting R&M&T requirements?
- Is there an explicit commitment to meet any ease of maintenance and preventive maintenance requirements?
- Is there an explicit commitment to meet the Built-in-Test (BIT)/Fault-isolation Test (FIT) requirements (Fraction of Faults Detected (FFD), Fault Isolation Resolution (FIR) and False Alarm Rate (FAR))?
- Is each equipment environmental limitation specified and do these conditions satisfy the system requirements?
- Are all removable modules keyed?
- Will derating requirements be adhered to and are methods of verifying derating requirements discussed?

Analysis/Test

- Is a commitment made to perform a detailed thermal analysis?
- Will the contractor comply with all R&M&T required analyses?
- Is there an explicit commitment to perform all required environmental stress screening?
- Does the contractor comply with all system level R&M&T test requirements? Will the contractor demonstrate the R&M&T figures of merit (MTBF, MTTR, FFD, FIR and FAR) using the specified accept/reject criteria?
- Does the contractor comply with the specification (or other commonly specified) failure definitions?
- Does the contractor agree to perform thermal verification tests and derating verification tests?

Data

 Is there an explicit commitment to deliver and comply with all of the required R&M&T data items?

Section D Design

Contents

D1	Part Stress Derating 37
D2	Thermal Design 44
D3	Parts Control 46
D4	Review Questions 55
D5	Critical Item Checklist 62
D6	Dormancy Design Control 63
D7	Surface Mount Technology (SMT) Design 66
D8	Power Supply Design Checklist 67
D9	Part Failure Modes and Mechanisms 69
D10	Fiber Optic Design Criteria 73

Insight

Proven design approaches are critical to system R&M success. For many programs the government requires that certain approaches be used (such as a particular level of part stress derating). Other programs allow the contractor to develop and use his own design criteria as long as his end product design meets the government requirements or is subject to provisions of product performance agreements (guarantees, warranties, etc.). Regardless of the situation, the R&M engineer must actively evaluate the contractor design progress.

For More Information

MIL-STD-883	"Test Methods and Procedures for Microelectronics"
MIL-STD-965	"Parts Control Program"
MIL-STD-1521	"Technical Reviews and Audits for Systems, Equipments, and Computer Software"
MIL-HDBK-251	"Reliability/Design Thermal Applications"
MIL-HDBK-338	"Electronic Reliability Design Handbook"
MIL-HDBK-978	"NASA Parts Application Handbook"
MIL-M-38510	"Microcircuits, General Specification for"
MIL-S-19500	"Semiconductor Devices, General Specification for"
RADC-TR-82-172	"RADC Thermal Guide for Reliability Engineers"
RADC-TR-88-69	"R/M/T Design for Fault Tolerance, Program Manager's Guide"
RADC-TR-88-110	"Reliability/Maintainability/Testability Design for Dormancy"
RADC-TR-88-124	"Impact of Fiber Optics on System Reliability/Maintainability"
RL-TR-91-39	"Reliability Design for Fault Tolerant Power Supplies"
RL-TR-92-11	"Advanced Technology Component Derating"

Topic D1: Part Stress Derating

The practice of limiting electrical, thermal and mechanical stresses on parts to levels below their specified ratings is called derating. If a system is expected to be reliable, one of the major contributing factors must be a conservative design approach incorporating realistic derating of parts. Table D1-1 defines the key factors for determining the appropriate level of derating for the given system constraints. Table D1-2 indicates the specific derating factors for each part type.

Table D1-1: Part Derating Level Determination

Factors		Score
Reliability Challenge	 For proven design, achievable with standard parts/circuits 	1
	 For high reliability requirements, special design features needed 	2
	 For new design challenging the state-of-the-art, new concept 	3
System Repair	 For easily accessible, quickly and economically repaired systems 	1
	 For high repair cost, limited access, high skill levels required, very low downtimes allowable 	2
	 For nonaccessible repair, or economically unjustifiable repairs 	3
Safety	For routine safety program, no expected problems	1
	 For potential system or equipment high cost damage 	2
	For potential jeopardization of life of personnel	3
Size, Weight	 For no significant design limitation, standard practices 	1
	 For special design features needed, difficult requirements 	2
	 For new concepts needed, severe design limitation 	3
Life Cycle	 For economical repairs, no unusual spare part costs expected 	1
	For potentially high repair cost or unique cost spares	2
	For systems that may require complete substitution	3

Instructions: Select score for each factor, sum and determine derating level or parameter.

Derating Level	Total Score
1	11 - 15
11	7 - 10
111	6 or less

Table D1-2: Part Derating Levels

All of the percentages provided are of the rated value for the derating parameter, unless otherwise labeled. Temperature derating is from the maximum rated.

	Derating Lev			
Part Type	Derating Parameter	1		111
Capacitors				
• Film, Mica, Glass	DC Voltage	50%	60%	60%
	Temp from M ax Limit	10°C	10°C	10°C
Ceramic	DC Voltage	50%	60%	60%
	Temp from Max Limit	10°C	10°C	10°C
Electrolytic Aluminum	DC Voltage Temp from Max Limit			80% 20°C
Electrolytic Tantalum	DC Voltage	50%	60%	60%
	Temp from Max Limit	20°C	20°C	20°C
Solid Tantalum	DC Voltage	50%	60%	60%
	Max Operating Temp	85°C	85°C	85°C
Variable Piston	DC Voltage	40%	50%	50%
	Temp from Max Limit	10°C	10°C	10°C
Variable Ceramic	DC Voltage	30%	50%	50%
	Temp from Max Limit	10°C	10°C	10°C
Connectors				
	Voltage	50%	70%	70%
	Current	50%	70%	70%
	Insert Temp from M ax Limit	50°C	25 [°] C	25°C
Diodes				
Signal/Switch (Axial Lead)	Forward Current Reverse Voltage Max Junction Temp	50% 70% 95°C	65% 70% 105°C	75% 70% 125°C
Voltage Regulator	Power Dissipation	50%	60%	70%
	Max Junction Temp	95°C	105°C	125°C
Voltage Reference	Max Junction Temp	95°C	105°C	125°C

		Derating Level		
Part Type	Derating Parameter		<u> </u>	111
Diodes (cont'd)				
Transient Suppressor	Power Dissipation	50%	60%	70%
	Average Current	50%	65%	75%
	Max Junction Temp	95°C	105 [°] C	125°C
Microwave	Power Dissipation	50%	60%	70%
	Reverse Voltage	70%	70%	70%
	Max Junction Temp	95°C	105°C	125°C
 Light Emitting Diode 	Average Forward Current	50%	65%	75%
(LED)	Max Junction Temp	95°C	105°C	125°C
 Schottky/Positive 	Power Dissipation	50%	60%	70%
Intrinsic Negative	Reverse Voltage	70%	70%	70%
(PIN) (Axial Lead)	Max Junction Temp	95°C	105°C	125°C
Power Rectifier	Forward Current	50%	65%	75%
	Reverse Voltage	70%	70%	70%
	Max Junction Temp	95°C	105°C	125°C
Fiber Optics				
• Cable	Bend Radius	200%	200%	200%
	(% of Minimum Rated) Cable Tension (% Rated Tensile Strength)	50%	50%	50%
	Fiber Tension (% Proof Test)	20%	20%	20%
Inductors				•
Pulse Transformers	Operating Current	60%	60%	60%
	Dielectric Voltage	50%	50%	50%
	Temp from Max Hot Spot	40°C	25°C	15°C
• Coils	Operating Current	60%	60%	60%
	Dielectric Voltage	50%	50%	50%
	Temp from Max Hot Spot	40°C	25°C	15°C
Lamps				
 Incandescent 	Voltage	94%	94%	94%
• Neon	Current	94%	94%	94%

Microcircuits: This derating criteria is based on available data and is limited to: 60,000 gates for digital devices, 10,000 transistors for linear devices, and 1 Mbit for memory devices. Microcircuits should not exceed supplier minimum or maximum rating for supply voltage, 125°C junction temperature (except GaAs), or supplier maximum.

Supply Voltage Frequency (% of Max Spec)	+/-3%		<u> </u>
Frequency (% of Max Spec)			
Frequency (% of Max Spec)			
		+/-5%	+/-5%
	80%	80%	80%
Output Current	70%	75%	80%
Fan Out	80%	80%	90%
Max Junction Temp	80°C	110°C	125°C
Supply Voltage	+/-3%	+/-5%	+/-5%
	60%	70%	70%
			80%
			80%
			90%
Max Junction Temp	85°C	110°C	125°C
Supply Voltage	+/-3%	+/-5%	+/-5%
Frequency (% of Max Spec)	75%	80%	90%
Output Current	70%	75%	80%
			80%
Max Junction Temp	80°C	110°C	125°C
Supply Voltage	+/-3%	+/-5%	+/-5%
Input Voltage	60%	70%	70%
			90%
			80%
			80%
Max Junction Temp	85°C	110°C	125°C
	- M-		
Supply Voltage	±/ - 3%	/_5%	+/-5%
			80%
	70%	75%	80%
Fan Out	80%	80%	90%
Max Junction Temp, 8-BIT	120°C	125°C	125°C
Max Junction Temp, 16-BIT	90°C	125°C	125°C
Max Junction Temp, 32-BIT	60°C	100°C	125°C
THE SECTION	Input Voltage Frequency (% of Max Spec) Output Current Fan Out Max Junction Temp Supply Voltage Frequency (% of Max Spec) Output Current Fan Out Max Junction Temp Supply Voltage Input Voltage Frequency (% of Max Spec) Output Current Fan Out Max Junction Temp Supply Voltage Frequency (% of Max Spec) Output Current Fan Out Max Junction Temp Supply Voltage Frequency (% of Max Spec) Output Current Fan Out Max Junction Temp, 8-BIT Max Junction Temp, 16-BIT	Input Voltage	Input Voltage

	Derating Level					
Part Type	Derating Parameter					
Microprocessors (co	Microprocessors (cont'd)					
• Bipolar	Supply Voltage Frequency (% of Max Spec) Output Current Fan Out Max Junction Temp, 8-BIT Max Junction Temp, 16-BIT Max Junction Temp, 32-BIT	+/-3% 75% 70% 70% 80°C 70°C 60°C	+/-5% 80% 75% 75% 110°C 110°C 100°C	+/-5% 90% 80% 80% 125°C 125°C		
Memory/PROM						
• MOS	Supply Voltage Frequency (% of Max Spec) Output Current Max Junction Temp Max Write Cycles (EEPROM)	+/-3% 80% 70% 125°C 13,000	+/-5% 80% 75% 125°C 105,000	+/-5% 90% 80% 125°C 300,000		
• Bipolar	Fixed Supply Voltage Frequency (% of Max Spec) Output Current Max Junction Temp	+/-3% 80% 70% 125°C	+/-5% 90% 75% 125°C	+/-5% 95% 80% 125°C		
Microcircuits, GaAs						
MMIC/Digital	Max Channel Temp	90°C	125°C	150°C		
Miscellaneous						
Circuit Breakers	Current	75%	80%	80%		
• Fuses	Current	50%	50%	50%		
Optoelectronic Devic	es					
Photo Transistor	Max Junction Temp	95°C	105°C	125°C		
 Avalanche Photo Diode (APD) 	Max Junction Temp	95°C	105°C	125°C		
 Photo Diode, PIN (Positive Intrinsic Negative) 	Reverse Voltage Max Junction Temp	70% 95°C	70% 105°C	70% 125°C		
Injection Laser Diode	Power Output Max Junction Temp	50% 95°C	60% 105°C	70% 110°C		

	**************************************	Derating Level			
Part Type	Derating Parameter	1		III	
Relays					
	Resistive Load Current Capacitive Load Current Inductive Load Current Contact Power Temp from Max Limit	50% 50% 35% 40% 20°C	75% 75% 40% 50% 20°C	75% 75% 40% 50% 20°C	
Resistors					
• Composition	Power Dissipation	50%	50%	50%	
	Temp from Max Limit	30°C	30°C	30°C	
• Film	Power Dissipation	50%	50%	50%	
	Temp from Max Limit	40°C	40°C	40°C	
Variable	Power Dissipation	50%	50%	50%	
	Temp from Max Limit	45°C	35°C	35°C	
Thermistor	Power Dissipation	50%	50%	50%	
	Temp from Max Limit	20°C	20°C	20°C	
Wirewound Accurate	Power Dissipation	50%	50%	50%	
	Temp from Max Limit	10°C	10°C	10°C	
Wirewound Power	Power Dissipation	50%	50%	50%	
	Temp from Max Limit	125°C	125°C	125°C	
Thick/Thin Film	Power	50%	50%	50%	
	Voltage	75%	75%	75%	
	Max Operating Temp	80°C	80°C	80°C	
Transistors (Power)		٠.			
Silicon Bipolar	Power Dissipation Vce, Collector-Emitter Voltage	50% 70%	60% 75%	70% 80%	
	I _c , Collector Current	60%	65%	70%	
	Breakdown Voltage	65%	85%	90%	
	Max Junction Temp	95°C	125°C	135°C	
• GaAs MESFET	Power Dissipation	50%	60%	70%	
	Breakdown Voltage	60%	70%	70%	
	Max Channel Temp	85°C	100°C	125°C	
Silicon MOSFET	Power Dissipation	50%	65%	75%	
	Breakdown Voltage	60%	70%	75%	
	Max Junction Temp	95°C	120°C	140°C	

			Derating L	evel
Part Type	Derating Parameter		- 11	111
Transistors (RF Pu	lse)			
Silicon Bipolar	Power Dissipation	50%	60%	70%
,	Vce, Collector-Emitter Voltage	70%	70%	70%
	I _c , Collector Current	60%	60%	60%
	Breakdown Voltage	65% 95°C	85% 125°C	90% 135°C
	Max Junction Temp	95 C	125 C	135 C
 GaAs MESFET 	Power Dissipation	50%	60%	70%
	Breakdown Voltage	60%	70%	70%
	Max Channel Temp	85°C	100°C	125°C
Transistors (Thyris	tors)			
• SCR & TRIAC	On-State Current	50%	70%	70%
	Off-State Voltage	70%	70%	70%
	Max Junction Temp	95°C	105°C	125°C
Tubes				<u></u>
	Power Output	80%	80%	80%
	Power Reflected	50%	50%	50%
	Duty Cycle	75%	75%	75%
Rotating Devices				
	Bearing Load	75%	90%	90%
	Temp from Max Limit	40°C	25°C	15°C
Surface Acoustic W	ave Device (SAW)	<u></u>		
	Input Power from Max Limit (Freq > 500 MHz)	13dBm	13dBm	13dBm
	Input Power from Max Limit	18dBm	18dBm	18dBm
	(Freq < 500 MHz) Operating Temperature	125°C	125°C	125°C
Switches				
	Resistive Load Current	50%	75%	75%
			75%	75%
	Capacitive Load Current	50%	15%	13%
	Capacitive Load Current Inductive Load Current	35%	75% 40%	75% 40%

Topic D2: Thermal Design

One of the important variables in system reliability is temperature. Therefore, the thermal design of a system must be planned and evaluated. Full discussion of this topic is beyond the scope of this document but it is important to point out to a reliability engineer what limitations there are for common thermal design approaches. Table D2-1 summarizes fundamental thermal design issues which should be addressed during system development. Table D2-2 summarizes the most common cooling techniques for electronics and their limitations. Analysis Topic A14 provides a basic method of estimating microcircuit junction temperatures for these cooling techniques.

Table D2-1: Thermal Design Issues

Issue Concern · Thermal Requirements: Has a If not specified, a formal analysis thermal analysis requirement been probably will not be performed and there will be no possibility of incorporated into the system independent review. specification? Cooling Allocation: Has cooling Cooling allocations should be made to the box level (or below) and refined as been allocated down to each the thermal design matures. subsystem, box and LRU. This usually represents the worst case **Preliminary Thermal Analysis:** because manufacturers specify Has a preliminary analysis been maximum power dissipations. performed using the manufacturer's specifications for power outputs? Detailed Thermal Analysis: Has The preliminary analysis needs to be a detailed analysis been performed refined using actual power dissipations. Results need to feed into reliability using actual power dissipations? predictions and derating analysis. **Thermal Analysis Assumptions:** Have junction-to-case thermal Optimistic values can have a significant resistance values been fully effect on results. Thermal resistances justified? from MIL-M-38510 should be used unless other values are justified. Does the thermal analysis make Junction-to-ambient values should not use of junction-to-ambient be used since they are highly dependent on coolant flow conditions. thermal resistances? Are all modes and paths of heat The three modes are convection, conduction, and radiation. Rationale transfer considered in the analysis? should be provided for omitting any heat transfer modes or paths.

Table D2-2: Cooling Technique Limitations

Cooling Technique	Maximum Cooling Capacity	Description
Impingement		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Free Convection Circuit Cards	.5 W/in ²	COOLING AIR OUT
Well Ventilated Box	300 W/ft ³	COOLING
Poorly Ventilated Box	100 W /ft ³	COOLING AIR IN COOLING AIRFLOW
Forced Air Circuit Cards	2 W/in ²	
Box	1000 W/ft ³	, UNIT HEAT
Coldwall	1 W/in ²	SINK WALL PART EDGE GUIDE HEAT INTERFACE FLOW PLANE
		COLDWALL INTERFACE COOLING AIR FLOW
Flow-Through	2 W/in ²	HEAT EXCHANGER COOLING AIRFLOW

Example: A 9" x 5" printed circuit board using free convection cooling would be limited to about 22.5 watts.

Topic D3: Parts Control

Managing a parts control program is a highly specialized activity and does not typically fall under the system's R&M engineer's responsibility. However, because of the interrelationship of parts control and good system reliability, it is important that R&M engineers and program managers have a general understanding of the parts control discipline. Parts control questions which are often asked include:

- Why do parts control?
- What are the various "tools" to accomplish parts control?
- What is a military specification "Mil-Spec" qualified part, a MIL-STD-883 part, a Standard Military Drawing (SMD) part, and a vendor equivalent part?

Why do parts control? Since the invention of semiconductors, users could never be sure that a device purchased from one manufacturer would be an exact replacement for the same device obtained from another supplier. Major differences in device processing and electrical testing existed among suppliers. Because of the importance of semiconductors to military programs, the government introduced standard methods of testing and screening devices in 1968. Devices which were tested and screened to these methods were then placed on a government approval list called the qualified parts list (QPL). Through this screening and testing process, a part with known quality and performance characteristics is produced. The philosophy for assuring quality product has evolved since 1968 and now there are two methodologies in place, the original QPL program and the new Qualified Manufacturer's List (QML) program (established 1985). The QML approach defines a procedure that certifies and qualifies the manufacturing processes and materials of potential vendors as opposed to the individual qualification of devices (QPL). Hence, all devices produced and tested using the QML certified/qualified technology flow are qualified products. Part's technology flows qualified to this system are listed on the Qualified Manufacturer's List. Both Hybrids as well as monolithic microcircuits are covered under this system.

What are the various "tools" to accomplish parts control? The government has subdivided parts into three basic classifications: (1) microelectronics, (2) semiconductors (e.g. transistors, diodes, etc.) and (3) electrical parts (e.g. switches, connectors, capacitors, resistors, etc.). For each class, part specification and test method documents have been developed. Table D3-1 summarizes key documents and their content.

What is a military specification "Mil-Spec" qualified part, a MIL-STD-883 part, a Standard Military Drawing (SMD) part, and a vendor equivalent part? The primary difference in these descriptions is that each of these part classes has undergone different levels of screening and certification. Certification involves specifying and documenting the part manufacturing process. It also involves government and manufacturer agreement on a detailed part specification. This ensures consistent part quality and known performance. Table D3-2 summarizes

common classes of parts and what these classifications signify. Table D3-3 summarizes MIL-STD-883D screening procedures and is included to give the reader a feel for the wide range of tests required. These screening requirements are similar for the respective systems defined in Table D3-2. Topic A11, Table A11-1 shows the impact of the various part designations on system reliability.

Table D3-1: Key Parts Control Documents and Their Content

Document	Title	Content
MIL-M-38510	General Specification for Microcircuits	Provides detailed specification requirements in the form of "slash sheets" for several hundred of the most commonly used microcircuits. Covers screening requirements (referenced to MIL-STD-883), electrical testing, quality conformance, physical dimensions, configuration control for critical manufacturing processing steps and production line certification.
MIL-I-38535	General Specification for Integrated Circuits (Microcircuits) Manufacturing	Provides detailed specification requirements in the form of standard military drawings (SMDs). Quality assurance requirements are defined for all microcircuits built on a manufacturing line which is controlled through a manufacturer's quality management program and has been certified and qualified in accordance with the requirements specified. The manufacturing line must be a stable process flow for all microcircuits. Two levels of product assurance (including radiation hardness assurance) are provided for in this specification, avionics and space. The certification and qualification sections specified outline the requirements to be met by a manufacturer to be listed on a Qualified Manufacturer's List (QML). After listing of a technology flow on a QML, the manufacturer must continually meet or improve the established baseline of certified and qualified procedures through his quality management program and the technology review board.

Document	Title	Content
MIL-H-38534	General Specification for Hybrid Microcircuits	Provides detailed specification requirements in the form of Standard Military Drawings (SMDs) for standard hybrid products, and Source Control Drawings (SCDs) using the SMD boilerplate for custom hybrids. Covers requirements for screening (referenced to MIL-STD-883) quality conformance inspections, configuration control, rework limitations and manufacturing line certification procedures.
MIL-STD-883	Test Methods and Procedures for Microelectronics	Provides uniform methods and procedures for testing microelectronic devices. Structured into five classes of test methods: 1000 class addresses environmental tests, 2000 class addresses mechanical tests, 3000 class addresses electrical tests for digital circuits, 4000 class addresses electrical tests for linear circuits, and 5000 class addresses test procedures. The tests covered include moisture resistance, seal test, neutron irradiation, shock and acceleration tests, dimensional tests, input/output current tests, and screening test procedures to name a few. Two test levels are described: Class B (Class H, MIL-H-38534/Class Q, MIL-I-38535) and Class S (Class K, MIL-H-38534/Class V, MIL-I-38535). Class S is geared toward space qualified parts and requires a host of tests not performed on Class B parts (e.g. wafer lot acceptance, 100% nondestructive bond pull, particle impact noise detection, serialization, etc.).
MIL-S-19500	General Specification for Semiconductors	Provides detailed specification sheets establishing general and specific requirements including electrical characteristics, mechanical characteristics, qualification requirements, inspection procedures and test methods.

Document	Title	Content
MIL-STD-750	Test Methods for Semiconductor Devices	Provides uniform methods and procedures for testing semiconductors. Structured into five classes of test methods: 1000 class addresses environmental tests, 2000 class addresses mechanical characteristics, 3000 class addresses electrical characteristics, 3100 class addresses circuit performance and thermal resistance measurements, and the 3200 class addresses low frequency tests.
MIL-STD-202	Test Methods for Electronic and Electrical Parts	Provides uniform methods for testing electronic and electrical parts. Structured into three classes of test methods: 100 class addresses environmental tests, 200 class addresses physical characteristic tests and 300 class addresses electrical characteristic tests. These tests are not tied to a single part specification document as with microelectronics and semiconductors, but rather, numerous specifications for various component types.
MIL-STD-965	Parts Control Program	Provides control procedures to be used in the design and development of military equipment, including the submission, review and approval of a Program Parts Selection List. Generally, an overall guide for the implementation and management of a parts control program. The document provides for two basic management procedures. Procedure I is applicable to a majority of programs and does not make use of a formal parts control board. Procedure II requires a formal parts control board and is recommended for consideration where there is an aggregation of contractor/subcontractors.

Table D3-2: Microelectronics Classifications and Descriptions

Part Classification

Part Classification Description

JAN or MIL-M-38510 Parts

These parts have a detailed specification (slash sheet) in MIL-M-38510 which controls all mechanical, electrical, and functional parameters of the part. Additionally, the manufacturing process flow is certified by DoD's Defense Electronics Supply Center (DESC), the devices are screened to MIL-STD-883 test method requirements, and are subjected to rigorous quality conformance testing. A manufacturer, once certified by DESC, can then qualify products to the specification and have these products listed on the qualified products list. The product specification (performance and mechanical) is contained in a M38510/0000 "slash sheet" or one part number SMD. Standardization is achieved through many manufacturers building product to the same "one part SMD" or "slash sheet" and testing them using the standard test methods found in MIL-STD-883.

QML (Qualified Manufacturers Listing) or MIL-I-38535 Parts

Device performance requirements (electrical, thermal, and mechanical) are detailed in the Standard Military Drawing (SMD). The qualifying activity or its agent certifies and qualifies the manufacturers process flows. Once certified and qualified, the manufacturer may produce multiple device types on that flow as MIL-I-38535 compliant parts. Since the process is considered qualified, individual products do not have to be qualified individually for selected quality conformance inspections, except Class V (Space) product. Where standard tests are used by the manufacturer to qualify the process, the use of American Society for Testing and Materials (ASTM), MIL-STD-883 or Joint Electron Device Engineering Council (JEDEC) specifications are suggested. The manufacturer may also document and use new tests developed to improve quality and reliability. Manufacturers are required to identify a Technical Review Board (TRB) within their company. It is the duty of the TRB to approve all changes in the process and report to DESC on a regular basis. Changes in the process and products are reviewed annually by a team of users. the qualifying activity and the preparing activity. Progress in meeting company established yield, Statistical Process Control (SPC), and reliability goals are reported at this meeting. Parts produced under MIL-I-38535 are listed on the QML.

Part Classification

Part Classification Description

QML (Hybrids) / CH or MIL-H-38534 Parts The requirements for a hybrid microcircuit are set forth in Standard Military Drawings (SMDs) or Source Control Drawings (SCDs). The qualifying activity qualifies the manufacturer's process flows and once certified and qualified may produce multiple device types on that flow as MIL-H-38534 compliant parts. Test methods are defined in MIL-STD-883. All major changes to the process flows require qualifying activity approval. Parts produced under this system are listed in the Qualified Manufacturer's List.

Standard Military Drawing (Class M) and MIL-STD-883 Compliant Devices

This system evolved from various manufacturer's in-house versions of Test Methods 5004 and 5005 of MIL-STD-883. It was an informal and inconsistent system in the late 70's and early 80's known as MIL equivalent, or look alikes. Manufacturers were falsely advertising these parts as equivalent to JAN parts, without basis, because most critical JAN requirements (e.g. audits, qualification, quality conformance inspection tests) were not followed. In some cases, not all the required JAN testing was being performed by the manufacturer. This resulted in the government incorporating a truth in advertising paragraph in MIL-STD-883 (i.e. Paragraph 1.2.1). This required the manufacturer to self-certify that all 1.2.1 requirements, a subset of the MIL-M-38510 requirements, were being met if advertised as meeting MIL-STD-883 requirements. DESC has begun an audit program to verify the manufacturers self compliance to MIL-STD-883, Paragraph 1.2.1 compliant product. The primary difference between Standardized Military Drawing (SMD) product and MIL-STD-883 compliant product is that SMD (Class M) sources are approved by the Defense Electronics Supply Center (DESC). DESC manages the procurement document (SMD) and approves the sources by accepting their certificate of compliance to the Paragraph 1.2.1 requirements. The MIL-STD-883 compliant product is produced to uncontrolled vendor data books and the government has no control over compliancy claims. Certification and qualification by DESC is not required for either system.

Part Classification

Part Classification Description

Vendor Equivalent Parts

Each parts supplier has a set of commercial specifications which they use for manufacturing product for general sale. Usually the product specifications are included on a data sheet which is then collected into a catalog for sale to the general public. There is a wide spectrum of quality available depending on the quality standards applied by the company. Generally, these parts have been tested to the vendor's equivalent MIL-STD-883 test methodology. The vendor may or may not modify the scope of the tests and a careful analysis is required to determine how similar the vendor's tests are to MIL-STD-883 tests.

52

Table D3-3: MIL-STD-883 Screening Procedure Summary

Screen	Space Application	Rqmt	General Application	Rqmt
Wafer Lot Acceptance	5007	All lots		
Nondestructive Bond Pull	2023	100%		
Internal Visual	2010, Test Condition A	100%	2010, Test Condition B	100%
Temperature Cycling	1010, Test Condition C	100%	1010, Test Condition C	100%
Constant Acceleration	2001, Test Condition E (Min), Y ₁ Orientation Only	100%	2001, Test Condition E (Min), Y ₁ Orientation Only	100%
Visual Inspection		100%		100%
Particle Impact Noise Detection (PIND)	2020, Test Condition A	100%		••
Serialization		100%		
Pre-burn-in Electrical Parameters	Per Applicable Device Specification	100%	Per Applicable Device Specification	100%
Burn-in Test	1015 240 hrs @ 125 [°] C (Min)	100%	1015 160 hrs @ 125 [°] C (Min)	100%
Interim (Post-burn-in) Electrical Parameters	Per Applicable Device Specification	100%		* *
Reverse Bias Burn-in	1015, Test Condition A or C, 72 hrs @ 150°C (Min)	100%		

Screen	Space Application	Rqmt	General Application	Rqmt
Interim (Post-burn-in) Electrical Parameters	Per Applicable Device Specification	100%	Per Applicable Device Specification	100%
Percent Defective Allowable (PDA) Calculation	5% 3% Functional Parameters @ 25°C	All Lots	5%	All Lots
Final Electrical Test (a) Static Tests	Per Applicable Device Specification		Per Applicable Device Specification	
(1) 25°C (Subgroup 1,Table 1, 5005) (2) Maximum and Minimum Rated Operating Temp (Subgroups 2,3, Table 1, 5005)		100% 100%		100% 100%
(b) Dynamic or Functional Tests (1) 25°C (Subgroup 4 or 7, Table 1,		100%		100%
5005) (2) Minimum and Maximum Rated Operating Temp (Subgroups 5 and 6 or 8, Table 1, 5005)		100%		100%
(c) Switching Tests at 25°C (Subgroup 9, Table 1, 5005)		100%		100%
Seal (a) Fine (b) Gross	1014	100%	1014	100%
Radiographic	2012 Two Views	100%		
Qualification or Quality Conformance Inspection Test Sample Selection	IAW MIL-M-38510, MIL-I-38535 and MIL-H-38534		IAW MIL-M-38510, MIL-I-38535 and MIL-H-38534	
External Visual	2009	100%	2009	100%
Radiation Latch-up	1020	100%	1020	100%

Topic D4: Review Questions

Program and design reviews are key vehicles for measuring development progress and preventing costly redesigns. Participation by government individuals knowledgeable in R&M is critical to provoking discussions that bring out the issues important to R&M success. Of course, the questions to be posed to the development contractor depend on the timing of the review as indicated below. Action Items should be assigned at the reviews based on open R&M issues and the reliability engineer must follow-up to ensure that they're resolved satisfactorily.

Table D4-1: Major Program Reviews

Review	Purpose	R&M Engineers Role
System Requirements Review (SRR)	To ensure a complete understanding of system specification and statement of work requirements. This is usually done by means of a detailed expansion and review of the contractor's technical proposal.	Discuss the performance of all required R&M tasks and requirements with contractor R&M personnel. Topics such as the contractor's overall reliability program plan, data items and delivery schedule are usually discussed.
Preliminary Design Review (PDR)	To evaluate progress and technical adequacy of the selected design approach prior to the detailed design process.	Review preliminary R&M modeling, allocations and predictions to ensure adequacy in meeting R&M requirements. Discuss status of other R&M tasks such as parts control, derating, thermal design and reliability critical items.
Critical Design Review (CDR)	To ensure that the detailed design satisfies the requirements of the system specification before freezing the design for production or field testing.	Review the final reliability analysis and modeling to ensure R&M requirements are met. Discuss parts control program status and military part procurement lead time requirements. Review adequacy of the final thermal analysis and derating. Discuss R&M testing.
Test Readiness Review (TRR)	To ensure that all CDR problems have been satisfactorily resolved and to determine if the design is mature enough to start formal testing.	Review R&M test plans and procedures to ensure acceptable ground rules and compliance with requirements.
Production Readiness Review (PRR)	To review test results and determine whether or not the design is satisfactory for production.	Discuss R&M testing results and ensure any design deficiencies found during testing have been corrected. Discuss production quality assurance measures.

Table D4-2: Design Review Checklist

	<u> </u>	3421			
One attack	Most	Applic	cable	sually	
Question	SRR	PDR C	DR	TRR PRR	Remarks
R&M Management					
What are the avenues of technical interchange between the R&M group and other engineering groups (e.g., Design, Systems Engineering, ILS, Procurement, and Test and Evaluation)?	X	X			R&M engineering should participate at all engineering group meetings where R&M is effected. Easy avenues of technical interchange between the electrical design group and other groups such as thermal engineering must exist.
Does the reliability group have membership and a voice in decisions of the Material Review Board, Failure Review Board, and Engineering Change Review Board?	X	x	x	X	Membership or an option to voice an opinion is essential if the failure tracking and corrective action loop is to be completed.
Is the contractor and subcontractor(s) a member of the Government Industry Data Exchange Program (GIDEP)? What is the procedure for comparing parts on the ALERT list to parts used in the system?	X	X	X		Incoming part types should be checked against the GIDEP ALERT data base and incoming ALERTS should be checked against the system parts list. (GIDEP ALERTS are notices of deficient parts, materials or processes).
Are reliability critical items given special attention in the form of special analysis, testing or destructive laboratory evaluation?		X	X		Critical parts are usually defined by contract or by MIL-STD-785. Methods of tracking critical parts must be identified by the contractor. See Topic D5 for a critical items checklist.
Do the purchase orders require vendors to deliver specified levels of R&M&T based on allocation of higher level requirements?	X	X			Requirements should include verification by analysis or test.

	Most .	Applic		ually	
Question	SRR I	PDR C	DR TF	RR PRR	Remarks
Does the reliability group have access to component and failure analysis experts and how are they integrated into the program?	Х	Х	Х		Failure analysis is essential to determine the cause and effect of failed components.
Is there adequate communication between testability design engineers and the electrical design group to ensure that testability considerations are worked into the upfront design?	X	X			
Are JAN microcircuits (MIL-M-38510 or MIL-I-38535) and semiconductors (MIL-S-19500) being used wherever possible and are procurement lead times for these devices adequate?		X	X		Part quality in order of preference: MIL-M-38510, or MIL-I-38535 devices; MIL-STD-883 Class B; MIL-STD-883 vendor equivalent; commercial hermetically sealed. JAN parts usually require longer procurement times (3 to 6 months) which sometimes causes commercial parts to be forced into the design.
Where nonstandard parts are used, are they procured via a specification control drawing (SCD) and do they have at least two suppliers? Are methods for nonstandard part approval clearly established and is there a clear understanding of what constitutes a standard and nonstandard part?	X	X	X		Specification control drawings should specify reliability, environment and testing requirements.
Has an up-to-date preferred parts selection list (PPSL) been established for use by designers?	X	X			DESC and DISC establish baseline PPSLs which should be the basis of the contractor's list.

			/here	ly	
Question	Most SRR		licable CDR	PRR	Remarks
R&M Design					
Do the R&M&T models accurately reflect the system configuration, its modes of operation, duty cycles, and implementation of fault tolerance?		X	Х		
Do predictions meet numerical R&M specification requirements? Are prediction procedures in accordance with requirements?	X	X	X		If not, better cooling, part quality and/ or redundancy should be considered.
Have R&M allocations been made to the LRU level or below? Do reliability predictions compare favorably to the allocation?	X	х			Weighted reliability allocations should be made to lower levels based on the upper test MTBF (θ_0) , or similar measure.
Does the testability analysis show that numerical testability requirements will be met for the organizational, intermediate and depot repair levels?		X	х		If not, alternate design concepts must consider including more automated features.
Have tradeoff studies been performed in the areas of R&M&T?	x	X			Typical tradeoffs might include redundancy levels, weight, power, volume, complexity, acquisition cost, life cycle cost.
Has a thermal analysis been performed to ensure an adequate cooling technique is used and have the temperature results been factored into the reliability analysis?		X	х		Thermal analysis is essential to a complete program.
Has piece part placement been analyzed to ensure that high dissipating parts are placed away from heat sensitive parts?		X	Х		For example, high power dissipation components such as large power resistors, diodes and transformers should be investigated.

	Revie				ly	<u></u>
Question	Most A				PRR	Remarks
Have methods been established to ensure that operating temperatures of off-the-shelf equipment will be within specified limits?	Х	Х				Reference environmental requirements in the system specification.
Do parts used in the design meet system environmental requirements?		X	X			Temperature range for most military parts is - 55°C to + 125°C. Temperature range for most commercial parts (plastic) is 0°C to 70°C.
Is there a clearly established derating criteria for all part types used in the design and is there a clear procedure for monitoring and enforcing this criteria?	X	X	X			The part derating levels are a function of program type but should be at least Level III in Topic D1.
Are temperature overheat sensors included in the system design?		X	X			
Is there a clear procedure for the identification of parts not meeting the derating criteria?	X	X	X			A tradeoff analysis should be performed on parts not meeting derating criteria to determine if a redesign to lower stress is appropriate.
Will part derating verification tests be performed?				X		Depending on system criticality, 3 to 7 percent of the system's parts should undergo stress verification. No more than 30 percent of the tested parts should be passive parts (resistors, capacitors, etc.).
Have limited life parts and preventive maintenance tasks been identified, and inspection and replacement requirements specified?		X	×			For example, inspection items may include waveguide couplers, rotary joints, switches, bearings, tubes and connectors. Typical Preventive Maintenance (PM) items include air filters, lubrication, oil changes, batteries, belts, etc.

	Review Where Usually					
Question	Most App SRR PDR			PRR	Remarks	
Have single points of failure been identified, and their effects determined?	х	Х			Important for identifying areas where redundancy should be implemented and to assist in ranking the most serious failure modes for establishing a critical items list.	
Have compensating features been identified for those single points of failure where complete elimination of the failure mode is impractical?	x	X			Compensating features could include increased part quality, increased testability, additional screening, fail safe design provisions, etc.	
Have areas where fault ambiguity may exist been identified? Have alternative methods of isolation and checkout (e.g., semi-automatic, manual, repetitive replacement, etc.) been identified for these areas?	x	X			Additional test nodes must be considered to break ambiguity groups.	
For each maintenance level, has a decision been made for each item on how built-intest, automatic test equipment, and general purpose electronic test equipment will support fault detection and isolation?	x	X				
Are features being incorporated into the testability design to control false alarms?	х	X			Typical features might include definition of test tolerances, transient monitoring and control, multiple run decision logic, environmental effects filtering and identification, etc.	
R&M Testing						
Is there a failure reporting and corrective action system (FRACAS) in place, and does it account for failures occurring during all phases of testing?		X	х	X	FRACAS should include data from incoming inspection, development testing, equipment integration testing and R&M testing. FRACAS should be "closed loop" emphasizing corrective action.	

	Review Where Usually Most Applicable				
Question	SRR PDR CDR	TRR PRR	Remarks		
Is there a failure analysis capability and will failures be subjected to a detailed analysis?	х	хх	Contractor should identify criteria used to determine which failures will be analyzed.		
Are subcontractors subjected to the same FRACAS requirements, and will their failure analysis reports be included with the prime contractor's reports?	Х	х х			
Does the reliability demonstration test simulate the operating profile seen in the field and will all modes of equipment operation be tested over the required environmental extremes?	X	X	The test must simulate the operational profile and modes to have valid results.		
Does the maintainability and testability demonstration test simulate realistic failures and is the candidate task list sufficient to reduce bias?	х	X	Candidate lists should be four to ten times the size of the test sample.		
Are relevant and nonrelevant failure definitions clear and agreed upon?	х	X	See Topic T9 for failure definitions.		
Are equipment performance checks to be performed during testing clearly defined and has the information to be recorded in the test log been clearly defined and agreed upon?		X	Items such as temperature variations, start/stop of vibration, event occurrence times and a detailed description of system recovery after failure should be included as a minimum.		
Do preliminary plans for ESS meet the required needs?		x x	Temp. and random vibration are the most effective screens. At module level, perform 20 to 40 temp. cycles per module. At higher assembly levels, perform 4 to 20 cycles. (See RADC-TR-86-149, "ESS" and DOD-HDBK-344, "Environmental Stress Screening of Electronic Equipment," and Topics T1-T3 for guidance).		

Major Concerns

Topic D5: Critical Item Checklist

Maior Concerns	Comments

- · Has the contractor developed formal policies and procedures for identification and control?
- · Are the procedures implemented at the initial design stage and do they continue through final acceptance period?
- · Are periodic reviews planned to update the list and controls?
- · Has an FMEA been performed on each critical item?
- Are compensating features included in the design?
- Does the contractor's control plan eliminate or minimize the reliability risk?
- · As a minimum, are the following criticality factors considered:
 - Failures jeopardizing safety
 - Restrictions on limited useful life
 - Design exceeding derating limits
 - Single sources for parts
 - Historically failure prone items
 - Stringent tolerances for manufacturing or performance
 - Single failure points that disrupt mission performance

- · Policies should be distributed to design, manufacturing, inspection and test personnel.
- · The program has to start early so that safety related items can be minimized.
- · Reviews at SRR, PDR, and CDR must be considered.
- · Failure modes need to be identified so that control procedures can be developed.
- · Features such as safety margins, overstress testing, special checkouts should be considered.
- Development of a list of critical items is only half the solution; controls such as stress tests, design margins, duty cycles, and others must be considered.
- · A list of critical items, personnel responsible for monitoring and controlling, and review procedures must be established. Other application unique critical items should be identified by the procuring activity.

Topic D6: Dormancy Design Control

Dormancy design control is important in the life cycle of a weapon system because, after an equipment has been installed or stored in an arsenal, the predominant portion of its life cycle is in the dormant mode. The main problems are the lack of dormancy related design guides and control methods to maintain or assure system reliability in storage. Questions often asked and seldom answered are:

- Most important stresses? Mechanical, chemical, and low thermal; the synergism of these three stresses is critical.
- Most significant failure mechanisms? Failures related to latent manufacturing defects, corrosion, and mechanical fracture, with most failures being the result of latent manufacturing defects rather than specific aging mechanisms.
- Types of failure? Most failures that occur during nonoperating periods are
 of the same basic kind as those found in the operating mode, though
 precipitated at a slower rate.
- Most important factor? Moisture is the single most important factor
 affecting long term nonoperating reliability. All possible steps should be
 taken to eliminate it from electronic devices. Hygroscopic materials should
 be avoided or protected against accumulation of excess moisture.
- Materials to avoid? Avoid materials sensitive to cold flow and creep as well
 as metalized and non-metallic finishes which have flaking characteristics.
 Avoid the use of lubricants; if required, use dry lubricants such as graphite.
 Do not use teflon gaskets in lieu of conventional rubber gaskets or better yet,
 use silicone based rubber gaskets.

Storage Guidelines

- Do not test the equipment: Periodic testing results in failures rather than higher states of readiness. Historical data on missile systems that were stored and tested periodically shows that failures were introduced into the equipment as a result of the testing process. Causes of the failures were test procedures, test equipment and operator errors. Main guidelines are:
 - Disconnect all power
 - Ground all units and components
 - Pressurize all coax waveguides: Use nitrogen to prevent moisture and corrosion.
 - Maintain temperature at 50°F +/- 5°F: At least drain all equipment of water to prevent freezing or broken pipes.

- Control relative humidity to 50% +/- 5%: Reduces corrosion and prevents electrostatic discharge failure.
- Periodically recharge batteries
- Protect against rodents: Squirrels have chewed cables, mice have nested in electronic cabinets and porcupines have destroyed support structures (wood). Door/window seals, traps/poison and frequent inspection protect against these rodents.

Protective and Control Measures

Materials

- Mechanical Items: Use proper finishes for materials, nonabsorbent materials for gasketing, sealing of lubricated surfaces and assemblies, and drain holes for water run-off.
- Electronic and electrical items: Use nonporous insulating materials, impregnate cut edges on plastic with moisture resistant varnish or resin, seal components with moving parts and perforate sleeving over cabled wire to avoid the accumulation of condensation.
- **Electromagnetic items:** Impregnation of windings with moisture proof varnish, encapsulation, or hermetic sealing, and use of alumina insulators.
- Thermal items: Use nonhygroscopic materials and hermetic sealing.
- Finishes: Avoidance of hygroscopic or porous materials; impregnate all capillary edges with wax, varnish or resin.

Parts

- Use parts with histories of demonstrated successful aging.
- Use only hermetically sealed semiconductors.
- Do not use semiconductors and microcircuits that contain nichromedeposited resistors.
- Select parts that use mono-metallization to avoid galvanic corrosion.
- Do not seal chlorine or other halogen-containing materials within any circuitry components.
- Avoid the use of variable resistors, capacitors, inductors, or potentiometers.
- Avoid the use of electromechanical relays.
- Avoid attachments and connections that depend on spring action for effectiveness.

Table D6-1: Dormant Part Failure Mechanisms

Туре	Mechanism	% Failure Mode	Accelerating Factor
Microcircuit			
MOS	Surface Anomolies	35-70 Degradation	Moisture, Temp.
	Wire Bond	10-20 Open	Vibration
Bipolar	Seal Defects	10-30 Degradation	Shock, Vibration
	Wire Bond	15-35 Open	Vibration
Transistor			
Signal	Contamination	15-45 Degradation	Moisture, Temp.
J	Header Defects	10-30 Drift	Shock, Vibration
FET	Contamination	10-50 Degradation	Moisture, Temp.
	Corrosion	15-25 Drift	Moisture, Temp.
Diode			
Zener	Header Bond	20-40 Drift	Shock, Vibration
	Corrosion	20-40 Intermittent	Moisture, Temp.
Signal	Lead/Die Contact	15-35 Open	Shock, Vibration
-	Header Bond	15-35 Drift	Shock, Vibration
Resistor			
Film	Corrosion	30-50 Drift	Moisture, Temp.
	Film Defects	15-25 Drift	Moisture,Temp.
Wirewound	Corrosion	35-50 Drift	Moisture, Temp.
	Lead Defects	10-20 Open	Shock, Vibration
Capacitor			
Ceramic	Connection	10-30 Open	Temp., Vibration
	Corrosion	25-45 Drift	Moisture, Temp.
Tantalum	Mechanical	20-40 Short	Shock, Vibration
	Oxide Defect	15-35 Drift	Temp., Cycling
RF Coil	Lead Stress	20-40 Open	Shock, Vibration
	Insulation	40-65 Drift	Moisture, Temp.
Transformer	Insulation	40-80 Short	Moisture, Temp.
Relay	Contact Resistance	30-40 Open	Moisture, Temp.
	Contact Corrosion	40-65 Drift	Moisture

Topic D7: Surface Mount Technology (SMT) Design

SMT involves placing a component directly onto the surface of a printed circuit board (PCB) and soldering its connections in place. SMT components can be active (integrated circuits) or passive devices (resistors), and can have different lead designs as presented below. In either case, the solder connection is both an electrical and mechanical connection, thus replacing the mechanical connection associated with plated through holes (PTH). Maximizing the integrity of SMT designs centers around minimizing the thermal and mechanical fatigue of both the component's solder connection and the board's PTHs.

Common Lead Designs



Leadless Chip Carriers (LCCs): Attaching component to board directly with solder alone.

Leaded Chip Carrier: Attaching a leaded component to board with solder.

CTE: Coefficient of Thermal Expansion is the change in length per unit length when heated through one degree. It directly effects the thermal strain and thus the stress in the solder joint.

Design Guidelines

- Use the largest allowable standard size for passive components to minimize manufacturing flaws.
- Carefully consider the application for active devices when electing to use leadless versus leaded components.
- Use special CTE matching to preclude stress cracking in LCC solder joints.
- Minimize PCB to 13" x 13" size to avoid warp and twist problems.
- Provide an adequate clearance at the board's edge in order to provide space for the board mounting and wave solder conveyor fingers.
- Locate components on a grid to ease programming of automatic dispensing or placement equipment.
- Allow proper spacing between components to account for visual inspection, rework, and engineering changes to assembly.

Topic D8: Power Supply Design Checklist

For many years power supply reliability has fallen short of expectations especially when used in adverse environments. Today the situation is even worse as power supplies are being designed to exceed three watts per cubic inch - a challenge to construction and packaging techniques and part technology. And, since high density means more concentrated heat - the enemy of all components - power supply reliability problems will prevail. Following are design considerations and possible solutions to review:

Table D8-1: Design Checklist (New Designs)

Items to be Addressed	Solutions/Recommendations
Transient effects In-rush current	 Apply resistor-triac technique, thermistor technique
- High-voltage spikes	 Apply metal oxide varistor (MOV) transient voltage suppressor
- Short circuits	 Apply constant current and current foldback protection
- Switching voltage transients	 Apply snubber circuits
Effects of AC ripple current	Consider use of MIL-C-39006/22 capacitors
Corrosion due to leakage	 Avoid wet slug tantalum capacitors and use plating and protective finishes
Aluminum electrolytic capacitors	 Epoxy end-seals minimize external contamination
Temperature stability	 Use low temperature coefficient capacitors (mica or ceramic)
Packaging techniques	 Enhance heat transfer, control electromagnetic interference, decrease parasitic capacitance
Saturation	 Use antisaturation diodes (Baker Clamps) in conjunction with a switching transistor
 Potentiometers 	Replace with precision fixed resistor
Short mounting leads	 Derate the operating voltage below 50% to prevent hot spots

Items to be Addressed	Solutions/Recommendations
Static discharge damage	 Use antistatic grounds for manufacturing and maintenance
 Field effect transistor (FET) versus bipolar device 	 FET's increase switching speeds but reduce drive capability
Junction temperatures	 Do not exceed 110°C
Mechanical stresses	 Use of vibration isolators/shock mountings, parts spaced to prevent contact during shock & vibration
Solder joint process	 95%(goal) of solder joints should be made via automated process
• Cooling	 Conductive cooling to a heat exchanger is preferred

Table D8-2: Design Checklist (Commercial Designs)

Vendor selects military equivalent parts Vendor selects prescreened parts Vendor screens/tests in-house
Vendor burns-in all units at higher temps
Vendor has in-house standards
Vendor values exceed needs at temp extremes
Vendor has failure tracking program
Vendor has built-in voltage and current sensors
Vendor has built-in failure indicators
Successful operation in similar environments

Topic D9: Part Failure Modes and Mechanisms

To properly apply electronic parts in complex and high density equipment designs, the engineer needs to know what factors are significant. With knowledge about the failure modes, mechanisms, and frequency of occurrence design changes can be instituted to eliminate or degrade the accelerating factors thereby increasing the equipment reliability. Table D9-1 presents these factors for a representative group of electronic components. For further information on part construction and operation, consult MIL-HDBK-978B, "NASA Parts Application Handbook," or MIL-HDBK-338, "Electronic Reliability Design Handbook."

Table D9-1: Part Failure Modes and Mechanisms

Туре	Failure Mechanisms	%	Failure Modes	Accelerating Factors
Microcircuits				
Digital	Oxide Defect	9	Short/Stuck High	Electric Field, Temp.
_	Electromigration	6	Open/Stuck Low	Power, Temp.
	Overstress	18	Short then Open	Power
	Contamination	16	Short/Stuck High	Vibration, Shock, Moisture, Temp.
	Mechanical	17	Stuck Low	Shock, Vibration
	Elec. Parameters	33	Degraded	Temp., Power
Memory	Oxide Defect	17	Short/Stuck High	Electric Field, Temp.
Monory	Overstress	22	Short then Open or Stuck Low	Power, Temp.
	Contamination	25	Short/Stuck High	Vibration, Shock Moisture, Temp.
	Mechanical	9	Stuck Low	Shock, Vibration
	Elec. Parameters	26	Degraded	Temp., Power
Linear	Overstress	21	Short then Open or Stuck Low	Power, Temp.
	Contamination	12	Short/Stuck High	Vibration, Shock
	Mechanical	2	Stuck Low	Shock, Vibration
	Elec. Parameters	48	Degraded	Temp., Power
	Unknown	16	Stuck High or Low	, ,
Hybrid	Overstress	17	Short then Open	Power, Temp
	Contamination	8	Short	Vibration, Shock
	Mechanical	13	Open	Shock, Vibration
	Elec. Parameters	20	Degraded	Temp., Power
	Metallization	10	Open	Temp., Power
	Substrate Fracture	8	Open	Vibration
	Miscellaneous	23	Open	

Туре	Failure Mechanisms	%	Failure Modes	Accelerating Factors
Diodes				
Signal	Elec. Parameter Die Fracture Seal Leak Overstress Unknown	48 10 3 17 21	Degraded Open Open Short then Open Open	Temp., Power Vibration Moisture, Temp. Power, Temp.
Zener	Elec. Parameter Leakage Current Mechanical Overstress Unknown	32 7 1 33 26	Degraded Degraded Open Short then Open Open	Temp., Power Power Shock, Vibration Voltage, Temp.
Transistors				
Bipolar	Overstress Elec. Parameters Leakage Current Miscellaneous	54 25 10 10	Short then Open Degraded Degraded Open	Power, Temp. Temp., Power Power
Field Effect	Overstress Elec. Parameters Contamination Miscellaneous	51 17 15 16	Short then Open Degraded Short Open	Power, Temp. Temp., Power Vibration, Shock
Resistors				
Composition	Moisture Intrusion	45	Resistance (R) Change	Moisture, Temp.
	Non-uniform Material Contamination	15	R Change, Open	Voltage/Current, Temp.
	Lead Defects	14	R Change	Voltage/Current, Temp.
		25	Open	Moisture, Temp., Voltage/Current
Film	Moisture Intrusion	31	R Change	Moisture, Temp., Contamination
	Substrate Defects	25	R Change	Temp., Voltage/ Current
	Film Imperfections	25	R Change, Open	Temp., Voltage/ Current
	Lead Termination	9	Open	Shock, Vibration, Temp., Voltage/ Current
	Film Material Damage	9	R Change, Open	Temp., Voltage/ Current

Туре	Failure Mechanisms	%	Failure Modes	Accelerating Factors
Decistes (contin	N			
Resistor (cont'o	·		_	
Wirewound	Wire Imperfection	32	Open	Voltage/Current, Temp.
	Wire Insulation Flaw	20	R Change, Short	Voltage/Current, Temp.
	Corrosion Lead Defects	31 10	R Change, Short Open	Temp., Moisture Shock, Vibration, Voltage/Current
	Intrawinding Insulation Breakdown	6	R Change, Short	Temp., Voltage/ Current
Capacitors				
Ceramic	Dielectric Breakdown Connection Failure	49	Short	Voltage, Temp.
	Surface	18	Open	Temp., Cycling
	Contamination Low Insulation	3	Capacitance Drift	Temp., Voltage
	Resistance	29	Short	Temp., Voltage
Plastic/Paper	Connection Failure	46	Open	Temp., Cycling
·	Cracked Dielectric	11	Short	Temp., Voltage
	Capacitance Change	42	Degraded	Temp., Voltage
Tantalum	Loss of Electrolyte	17	Capacitance Drift	Temp., Voltage
(Nonsolid)	Leakage Current	46	Short	Voltage, Temp.
	Intermittent High Impedance	36	Open	Temp., Cycling
Industry Bards	·			
Inductive Device				
Transformer	Wire Overstress	25	Open	Voltage, Current
	Faulty Leads Corroded Windings	5 24	Open Short	Vibration, Shock Moisture, Temp.
	Insulation Breakdown	24 25	Short	Voltage, Moisture,
	Insulation	20	Onon	Temp.
	Deterioration	20	Short	Moisture, Temp.
RF Coil	Wire Overstress	37	Open	Voltage, Current
	Faulty Leads	16	Open	Vibration, Shock
	Insulation Breakdown	14	Short	Voltage, Moisture,
	Insulation Deterioration	32	Short	Temp. Moisture, Temp.

Туре	Failure Mechanisms	%	Failure Modes	Accelerating Factors
Switch				
General	Contact Resistance	30	Open	Temp., Moisture, Current
	Mechanical	23	Open	Vibration, Shock
	Overstress	18	Short	Power, Temp.
	Elec. Parameters	13	Degraded	Temp., Power
	Intermittent	15	Degraded	Temp., Vibration
Relay				
General	Contact Resistance	53	Open	Temp., Moisture
5.5.15.4.	Contact Contamination	18	Open	Moisture, Temp.
	Overstress	11	Short	Current
	Intermittent	12	Degraded	Temp., Vibration
	Mechanical	5	Open	Vibration
Connector				
General	Contact Resistance	9	Resistance Change	Temp., Moisture
	Intermittent	22	Open	Vibration, Shock
	Mechanical	24	Open	Vibration, Shock
	Overstress	9	Short	Power, Contamination Temp., Vibration,
	Miscellaneous	35	Open	Wear

Topic D10: Fiber Optic Design Criteria

Fiber optics are relatively new when compared with most electronic devices. With the increased use of fiber optics comes the need to address fiber optic reliability so that preventive design measures can be instituted. This section will present specific failure modes/mechanisms and their causes and prevention to aid designers/planners in establishing a reliable system. Tables D10-1 thru D10-3 depict those failure modes/mechanisms associated with Transmitters, Receivers and Fiber & Cable. Table D10-4 presents reliability figures of merit with an 80% confidence bound except connectors.

Table D10-1: Common Failure Mechanisms (Transmitters)

Mode	Causes	Prevention
Facet Damage	Pulse width & optical power density	Apply anti-reflection coat to facets
Laser Wear-Out	Photo-Oxidation, contact degradation & crystal growth defects	Coat facets, reduce temperature & current density & use high quality materials
Laser Instability	Reflection of laser output power	Apply antireflection coat, defocus the graded index coupling element
Shorted Outputs	Whisker formation	Anticipate system lifetime & temperature solder tolerances
Dark Line Defects	Non-Radiating centers	Material selection & quality control

Table D10-2: Common Failure Mechanisms (Receivers)

Mode	Causes	Prevention
Open Circuit	Fracture of lead-bond plated contacts	Use evaporated contacts
Short or Open Circuit	Electro-Chemical oxidation, humidity	Use hermetically sealed package
Positive Intrinsic Negative (PIN) Dark Current	Accumulation of mobile ions	InGaAs or In layer grown on active region & reduce the temperature
Avalanche Photo Diode (APD) Dark Current	Thermal deterioration of the metal contact	Select an APD at 1.3μm & reduce the temperature

Table D10-3: Common Failure Mechanisms (Fiber & Cable)

Mode	Causes	Prevention
Cable Open Circuit Fracture	Stress corrosion or fatigue due to microcracks	Residual or threshold tension less than 33% of the rated proof tested tensile strength
Cable Intermittent	Hydrogen migrates into the core of the fiber	Design cables with materials that do not generate hydrogen
Cable Open Circuit Breakage	Temperature cycling, ultraviolet exposure, water & fluid immersion	Design a jacket that can prevent shrinking, cracking, swelling or splitting
Cable Opaque Circuit Inoperative	Radiation	Design to be nuclear radiation hardened

Table D10-4: Fiber Optic Component Failure Rates

Component Type	Failure Rate (10 ⁻⁶ Hrs.)	MTBF (Hrs.)
Fiber	4.35 - 5.26	210,000
Cable	1.15 - 1.81	750,000
Splices	.02264	27,000,000
Connectors MIL-T-29504 MIL-C-28876 MIL-C-38999 MIL-C-83522 MIL-C-83526 FC-Style	# of Matings 1000 500 500 500 1000	N/A
Light Emitting Diodes (LEDS) AlGaAs/GaAs InGaAsP/InP AlGaAs/Si Laser Diodes AlGaAs/GaAs - 1.3µm wavelength InGaAsP/InP	.1388 .78 - 1.92 2.08 - 8.33 1.27 - 9.1 .79 - 9.1 .13 - 2.4	4,000,000 850,000 320,000 410,000 620,000 3,700,000
INGRASP/INP Photodetectors APD PIN	.12 - 1.54 .57 - 3.58	4,000,000

Section A Analysis

Contents

A 1	Reliability and Maintainability Analyses 77
A2	Reliability Prediction Methods 80
А3	Maintainability Prediction Methods 81
A 4	Testability Analysis Methods 84
A5	Reliability Analysis Checklist 85
A 6	Use of Existing Reliability Data 86
A 7	Maintainability/Testability Analysis Checklist. 87
A8	FMECA Analysis Checklist 88
A9	Redundancy Equations 89
A 10	Parts Count Reliability Prediction 92
A 11	Reliability Adjustment Factors105
A12	SMT Assessment Model 108
A 13	Finite Element Analysis 113
A 14	Common Thermal Analysis Procedures 115
A 15	Sneak Circuit Analysis119
A 16	Dormant Analysis122
A 17	Software Reliability Prediction and Growth 124

Insight

Reliability and maintainability analyses are a necessary part of most development programs. They provide a means of determining how well the design is progressing towards meeting the program's goals and requirements. They also provide means of evaluating the impact of important design decisions such as cooling approaches, classes of part quality being used, and areas of fault tolerance. In order for the government to receive the outputs of contractor performed analyses, appropriate contract deliverable data items must be required.

For More Information

MIL-STD-756	"Reliability Modeling and Prediction"
MIL-STD-1629	"Procedures for Performing a Failure Mode, Effects and Criticality Analysis"
MI-HDBK-217	"Reliability Prediction of Electronic Equipment"
MIL-HDBK-472	"Maintainability Prediction"
RADC-TR-87-55	"Predictors of Organizational-Level Testability Analysis"
RADC-TR-77-287	"A Redundancy Notebook"
RADC-TR-89-223	"Sneak Circuit Analysis for the Common Man"
RADC-TR-89-276	"Dormant Missile Test Effectiveness"
RADC-TR-89-281	"Reliability Assessment Using Finite Element Techniques"
RADC-TR-90-109	"Integration of Sneak Analysis with Design"
RL-TR-91-29	"A Rome Laboratory Guide to Basic Training in TQM Analysis Techniques"
RL-TR-91-87	" A Survey of Reliability, Maintainability, Supportability and Testability Software Tools"
RL-TR-91-155	"Computer Aided Assessment of Reliability Using Finite Element Methods"
RL-TR-92-197	"Reliability Assessment of Critical Electronic Components"

Topic A1-1: R&M Analysis Types, Purpose and Application

	Purpose	Application
R&M Modeling, Allocations and Prediction	 To quantitatively evaluate the R&M of competing designs To direct R&M related design decisions 	 Perform early in the design phase More beneficial for newly designed hardware Applicable to all types of hardware
		 Maintainability analyses usually applied to organizational level of repair
Modeling	 Identifies framework and integrates systems interrelationships for analyses and assessment 	
Allocations	 Distributes system quantitative requirements to lower levels of indenture using R&M models. Used as design goals. 	
Predictions	 Uses system models, failure rates and repair rates to estimate system R&M figures of merit 	
	 Enables tradeoffs with respect to design approaches 	
Fault Tree Analysis (FTA)	 Top down approach to identify effects of faults on system performance 	 Can be applied when FMECA considered too expensive

78

Analysis Type	Purpose	Application
Failure Modes, Effects and Criticality Analysis (FMECA)	Bottom up approach to identify single failure points and their effects	
	 To assist in the efficient design of BIT and FIT 	More beneficial if performed on newly designed equipment
	To establish and rank critical failures	 More applicable to equipment performing critical functions (e.g., control systems)
	 To identify interface problems 	
Sneak Circuit Analysis (SCA)	 To identify system/equipment failures that are not caused by part failures 	 Perform prior to CDR to maximize cost effectiveness
	 To reveal unexpected logic flows that can produce undesired results 	Mission and safety critical functions
	·	 Hardware with numerous interfaces
	 To expose design oversights that create conditions of undesired operation 	Systems with high testing complexities
		Use selectively due to cost of performing
Worst Case Analysis (WCA)	To evaluate circuits for tolerance to "drift"	Not often applied
	 To evaluate the simultaneous existence of all unfavorable tolerances 	Use selectively

Table A1-2: Summary of Failure Effects Analysis Characteristics

Analysis Type	/çni		icality St	SOF M	15t (25th	, (°)
Inductive	Х					
Deductive					Х	
Specialized Application			Х	Х		
Time Dependency				Х		
Advanced Math					Х	
Single Failures	Х	Х		Х	Х	·
Multiple Failures					Х	
External Influences			Х	Х	Х	
Any Design Stage	X	Х			Х	
Early Design Stage	Х	Х			Х	
Late Design Stage			Х	Х		
Logistics Application		Х			Х	
Testability Application	Х			Х	Х	

nction
ts
s nction
ts
s
ts

Topic A2: Reliability Prediction Methods

3	Prediction Procedure	Application	Basic Parameters of Me asure	Information Required
	Parts Count Technique* (MIL-HDBK-217F, Appendix A)	 Gross prediction technique Early in design phase when detailed stress data not available 	Failure Rate	 System reliability models Number of parts as a function of general part types Quality levels of parts
				 Operational environments Duty cycles
ABODATOBY BELIABILITY	Parts Stress Technique* (MIL-HDBK-217F, Sections 5 thru 23)	 More accurate prediction technique When stress levels can be estimated or measured 	Failure Rate	 System reliability models Number of parts as a function of specific part types Quality levels of parts Operational environments Duty cycles Stresses applied to parts
I ITV ENGINEER'S	Existing System/Equipment Data	 For off-the-shelf or modified designs When detailed part data not available 	Failure Rate	 Operating hours Number of failures Operational environments Duty cycles See Topic A6

^{*}MIL-HDBK-217F, "Reliability Prediction of Electronic Equipment"

\mathbf{x}	ı
Q	I
≤	1
ш	ı
\subseteq	ļ
Ħ	ı
Õ	1
ROME LABORATORY	ı
2	ı
\overline{C}	ı
Ž	
~	
RE	
四	
=	
B	
=	
LITYE	
~	
Ш	ı
Z	
IGINEER'S	
$\stackrel{\leftarrow}{=}$	
ш	
Ŋ	
Ø	
Ħ	
ŏ	
닏	
$^{\prime}$	
RELIABILITY ENGINEER'S TOOLKIT	

Prediction* Procedure	Purpose	Application
I	To predict flight line maintenance of airborne electronic and electromechanical systems involving modular replacement.	After establishment of the design concept provided that data as listed in the column entitled "Information Required" is available.
11	To predict the maintainability of shipboard and shore electronic equipment and systems. It can also be used to predict the maintainability of mechanical systems provided that required task times and functional levels can be established.	Applicable during the final design stage.

Topic A3: Maintainability Prediction Methods

ANALYSIS - TOPIC A3

Basic Parameters of Measure

Distribution of downtimes for various elemental activities, maintenance categories, repair times, and system downtime.

Part A procedure: Corrective maintenance expressed as an arithmetic or geometric mean time to repair in hours.

Part B procedure: Active maintenance in terms of:

- (a) Mean corrective maintenance time in manhours
- (b) Mean preventive maintenance time in manhours
- (c) Mean active maintenance time in terms of mean manhours per maintenance action

Information Required

- (a) Location & failure rate of components
- (b) Number of:
 - Replaceable components
 - 2. Spares
 - 3. Test Points
- (c) Duration of average mission
- (d) Maintenance schedules, etc.

For corrective maintenance (Part A):

- (a) Packaging: to the extent that detailed hardware configurations can be established.
- (b) Diagnostic procedure
- (c) Repair methods
- (d) Parts listing
- (e) Operating stresses
- f) Mounting methods
- (g) Functional levels at which alignment and checkout occur

For active maintenance (Part B): The respective maintenance task times for corrective and preventive maintenance must have been determined.

Prediction* Procedure	Purpose	Application
ili	To predict the mean and maximum active corrective maintenance downtime for Air Force ground electronic systems and equipment. It may also be used to predict preventive maintenance downtime.	Applied during the design development and control stages.
IV	To predict the mean and/or total corrective and preventive maintenance downtime of systems and equipment.	Applicable throughout the design, development cycle with various degrees of detail.

Basic Parameters of Measure

- (a) Mean and maximum active corrective downtime (95th
- percentile) (b) Mean and maximum preventive maintenance
- (c) Mean downtime

Information Required

- (a) Schematic diagrams
- Physical layouts (b)
- Functional operation (c)
- Tools and test equipment (d)
- Maintenance aids
- (e) (f) Operational and maintenance environment
- (a) Mean system maintenance downtime
- Mean corrective maintenance downtime per operational period
- (c) Total corrective maintenance downtime per operational period
- (d) Total preventive maintenance downtime per operational period

Complete system documentation portraying:

- Functional diagrams (a)
- Physical layouts (b)
- (c) Front panel layouts
- End item listings with failure rates

Prediction* Procedure	Purpose	Application	Basic Parameters of Measure	Information Required
V	To predict maintainability parameters of avionics, ground and shipboard electronics at the organizational, intermediate and depot levels of maintenance.	Applied at any equipment or system level, at any level of maintenance pertinent to avionics, ground and shipboard electronics.	 (a) Mean time to repair (MTTR) (b) Maximum corrective maintenance time (M_{max}(Φ)) (c) Mean maintenance manhours per repair (MMH/repair) (d) Mean maintenance manhours per operating hour (MMH/OH) (e) Mean maintenance manhours per flight hour (MMH/FH) 	Early Prediction (a) Primary replaceable items (b) Failure rates (c) Fault isolation strategy (d) Replacement concept (e) Packaging philosophy (f) Fault isolation resolution Detailed prediction (a) Replacement concept (b) Fault detection and isolatio outputs (c) Failure rate (d) Maintenance procedure

^{*}MIL-HDBK-472, "Maintainability Prediction of Electronic Equipment"

Procedure	Purpose	Application	Basic Parameters of Measure	Information Required
Testability Design Rating System (TDRS) (1)	To assign a rating factor to the testability of a system	Can be used at any stage in the design	Testability rating between 0 & 100	Input can vary depending on available data and confidence
(TBNO) (T)	System	Credibility factor of the result is generated based on % of criteria addressed	Credibility factor concerning the testability rating	desired. As a minimum schematics and a parts break-down should be used for credible result
MIL-STD-2165 Testability	Provides requirements for the assessment of the inherent testability of	Applicable during the final design stage	A weighting factor is assigned to each item based upon its relative	Physical layout of PC boards
Assessment (2)	a system or equipment design		importance in achieving a testable product. A score is determined for each item, representing	Illustrated parts breakdown
			the level of testability.	Schematic diagrams
Dependency Analysis (3)	To predict various fault detection capability	Applicable during the final design stage. Can	Fault isolation resolution	Schematic diagrams
	metrics, and identify critical test points	also be linked to maintenance assistance		Functional
	onded tool points	software for directing manual maintenance.	Test point recommendations	dependencies
				Item location, reliability and cost are useful but not necessary

Notes:

- Reference RL-TR-92-12, "Testability Design Rating System," (Two Volumes)
 Testability Program for Electronic Systems and Equipments
 "Testability Design and Assessment Tools," available from the Reliability Analysis Center, (315) 337-0900.

Topic A5: Reliability Analysis Checklist

Major Concerns	Comments
Models Are all functional elements included in the reliability block diagrams/model?	System design drawings/diagrams must be reviewed to be sure that the reliability model/diagram agrees with the hardware.
Are all modes of operation considered in the math model?	Duty cycles, alternate paths, degraded conditions and redundant units must be defined and modeled.
Do the math model results show that the design achieves the reliability requirement?	Unit failure rates and redundancy equations are used from the detailed part predictions in the system math model.
Allocation Are system reliability requirements allocated (subdivided) to useful levels?	Useful levels are defined as: equipment for subcontractors, assemblies for subcontractors, circuit boards for designers.
Does the allocation process consider complexity, design flexibility and safety margins?	Conservative values are needed to prevent reallocation at every design change.
Prediction Does the sum of the parts equal the value of the module or unit?	Many predictions conveniently neglect to include all the parts producing optimistic results (check for solder connections, connectors, circuit boards).
Are the environmental conditions and part quality representative of the requirements?	Optimistic quality levels and favorable environmental conditions are often assumed causing optimistic results.
Are the circuit and part temperatures defined and do they represent the design?	Temperature is the biggest driver of part failure rates; low temperature assumptions will cause optimistic results.
Are equipment, assembly, subassembly and part reliability drivers identified?	Identification is needed so that corrective actions for reliability improvement can be considered.
Are part failure rates from acceptable sources (i.e., MIL-HDBK-217)?	Use of generic failure rates require submission of backup data to provide credence in the values.
Is the level of detail for the part failure rate models sufficient to reconstruct the result?	Each component type should be sampled and failure rates completely reconstructed for accuracy.
Are critical components such as VHSIC, Monolithic Microwave Integrated Circuits (MMIC), Application Specific Integrated Circuits (ASIC) or Hybrids highlighted?	Prediction methods for advanced parts should be carefully evaluated for impact on the module and system.

Topic A6: Use of Existing Reliability Data

System development programs often make use of existing equipment (or assembly) designs, or designs adapted to a particular application. Sometimes, lack of detailed design information prevents direct prediction of the reliability of these items making use of available field and/or test failure data the only practical way to estimate their reliability. If this situation exists, the following table summarizes the information that is desired.

Table A6-1: Use of Existing Reliability Data

Information Required	Equipment Field Data	Equipment Test Data	Piece Part Data
Data collection time period	X	x	x
Number of operating hours per equipment	X	X	
Total number of part hours			X
Total number of observed maintenance actions	X		
Number of "no defect found" maintenance actions	X		
Number of induced maintenance actions	X		
Number of "hard failure" maintenance actions	X		
Number of observed failures		X	X
Number of relevant failures		X	X
Number of nonrelevant failures		X	X
Failure definition		X	X
Number of equipment or parts to which data pertains	X	X	X
Similarity of equipment of interest to equipment for which data is available	X	X	
Environmental stress associated with data	X	x	X
Type of testing		X	
Field data source	X		

Topic A7: Maintainability/Testability Analysis Checklist

Major Concerns	Comments
Are the maintainability/testability prediction techniques and data used clearly described?	
Is there a clear description of the maintenance concept and all ground rule assumptions?	Repair level, LRU/module definition, spares availability assumptions, test equipment availability assumptions, tools availability assumptions, personnel assumptions, environmental conditions.
Are worksheets provided which show how LRU repair times were arrived at? Are step-by-step repair descriptions	The breakout of repair time should include: fault isolation, disassembly, interchange, reassembly and checkout.
provided to back up repair time estimates?	
Are fault isolation time estimates realistic?	Overestimating BIT/FIT capability is the primary cause of optimistic repair time estimates.
Are fault isolation ambiguity levels considered in the analysis?	
Can repair times be reconstructed from the worksheets and is addition, subtraction, multiplication and division correct?	Checking is mundane but often results in errors and inconsistencies being found.
Are preventive maintenance tasks described?	This includes frequency, maintenance time and detailed task description.
Is all the equipment included in the prediction?	
Has the best procedure been selected to provide estimates for the testability attributes?	Because of the number of variables which effect testability and the number of different procedures available to effect analyses, there must be rationale and logic provided to explain why the particular approach was taken.
Are the numerical values of the testability attributes within specified tolerances?	
Does the test equipment, both hardware and software, meet all design requirements.	All test points should be accessible.
Are the simulation and emulation procedure to be used to simulate/emulate units of the system, for diagnostics development, reasonable and practical?	

Topic A8: FMECA Analysis Checklist

Major Concerns

Comments

- Is a system definition/description provided compatible with the system specification?
- · Are ground rules clearly stated?
- Are block diagrams provided showing functional dependencies at all equipment indenture levels?
- Does the failure effect analysis start at the lowest hardware level and systematically work to higher indenture levels?
- Are failure mode data sources fully described?
- Are detailed FMECA worksheets provided? Do the worksheets clearly track from lower to higher hardware levels? Do the worksheets clearly correspond to the block diagrams? Do the worksheets provide an adequate scope of analysis?
- Are failure severity classes provided? Are specific failure definitions established?
- · Are results timely?
- Are results clearly summarized and are clean comprehensive recommendations provided?
- Are the results being submitted (shared) to enhance other program decisions?

- These include approach, failure definition, acceptable degradation limits, level of analysis, clear description of failure causes, etc.
- This diagram should graphically show what items (parts, circuit cards, subsystems, etc.) are required for the successful operation of the next higher assembly.
- The analysis should start at the lowest level specified in the SOW (e.g. part, circuit card, subsystem, etc.)
- Specifically identify data sources per MIL-HDBK-338, Para 7.3.2, include relevant data from similar systems.
- Worksheets should provide an item name indenture code, item function, list of item failure modes, effect on next higher assembly and system for each failure mode, and a criticality ranking. In addition, worksheets should account for multiple failure indenture levels for Class I and Class II failures.
- · Typical classes are:
 - Catastrophic (life/death)
 - Critical (mission loss)
 - Marginal (mission degradation)
 - Minor (maintenance/repair)
- Analysis must be performed "during" the design phase not after the fact.
- Actions for risk reduction of single point failures, critical items, areas needing BIT/FIT, etc.
- BIT design, critical parts, reliability prediction, derating, fault tolerance.

Topic A9: Redundancy Equations

Many military electronic systems readiness and availability requirements exceed the level of reliability to which a serial chain system can be practically designed. Use of high quality parts, a sound thermal design and extensive stress derating may not be enough. Fault tolerance, or the ability of a system design to tolerate a failure or degradation without system failure, is required. The most common form of fault tolerance is redundancy where additional, usually identical, units are added to a system in parallel with the other units. Because this situation is very common, the reliability equations for common redundancy situations are included below.

The following represents a sample list of specific redundancy relationships which define failure rate as a function of the specific type of redundancy employed. For a comprehensive treatment of redundancy concepts and the reliability improvements achievable through their applications see RADC-TR-77-287, "A Redundancy Notebook."

Table A9-1: Redundancy Equation Approximations Summary

Redundancy Equations

With Repair

Without Repair

All units are active on-line with equal unit failure rates. (n-q) out of n required for success.

Equation 1

$$\lambda_{(n-q)/n} = \frac{n! (\lambda)^{q+1}}{(n-q-1)!(\mu)^q}$$

Equation 4

$$\lambda_{(n-q)/n} = \frac{\lambda}{\sum_{i=n-q}^{n} \frac{1}{i}}$$

Two active on-line units with different failure and repair rates. One of two required for success.

Equation 2

$$\lambda_{1/2} = \frac{\lambda_A \lambda_B \left[(\mu_A + \mu_B) + (\lambda_A + \lambda_B) \right]}{(\mu_A)(\mu_B) + (\mu_A + \mu_B)(\lambda_A + \lambda_B)}$$

Faustion 5

$$\lambda_{1/2} = \frac{\lambda_A^2 \lambda_B + \lambda_A \lambda_B^2}{\lambda_A^2 + \lambda_B^2 + \lambda_A \lambda_B}$$

One standby off-line unit with n active online units required for success. Off-line spare assumed to have a failure rate of zero. On-line units have equal failure rates.

Equation 3

$$\lambda_{\text{n/n+1}} = \frac{n \left[n\lambda_{+}(1-P)\mu \right] \lambda}{\mu_{+}n(P+1)\lambda}$$

Equation 6

$$\lambda_{n/n+1} = \frac{n\lambda}{P+1}$$

Key:

 $\lambda_{X/y}$ is the effective failure rate of the redundant configuration where x of y units are required for success

n = number of active on-line units. n! is n factorial (e.g., 5!=5x4x3x2x1=120, 1!=1,0!=1)

 λ = failure rate of an individual on-line unit (failures/hour)

q = number of on-line active units which are allowed to fail without system failure

μ = repair rate (μ=1/M_{Ct}, where M_{Ct} is the mean corrective maintenance time in hours)

P = probability switching mechanism will operate properly when needed (P=1 with perfect switching)

Notes:

- 1. Assumes all units are functional at the start
- 2. The approximations represent time to first failure
- CAUTION: Redundancy equations for repairable systems should not be applied if delayed maintenance is used.

Example 1: A system has five active units, each with a failure rate of 220 f/10⁶ hours, and only three are required for successful operation. If one unit fails, it takes an average of three hours to repair it to an active state. What is the effective failure rate of this configuration?

Solution: Substituting the following values into Equation 1:

n = 5
q = 2

$$\mu$$
 = 1/3
 $\lambda_{(5-2)/5} = \lambda_{3/5}$
 $\lambda_{3/5} = \frac{5! (220 \cdot 10^{-6})^3}{(5-2-1)! (1/3)^2} = 5.75 \cdot 10^{-9} \text{ f/hour}$

$$\lambda_{3/5} = .00575 \text{ f}/10^6 \text{ hours}$$

Example 2: A ground radar system has a 2 level weather channel with a failure rate of $50 \, f/10^6$ hours and a 6 level weather channel with a failure rate of $180 \, f/10^6$ hours. Although the 6 level channel provides more comprehensive coverage, the operation of either channel will result in acceptable system operation. What is the effective failure rate of the two channels if one of two are required and the M_{ct} is 1 hour?

Solution: Substituting the following values into Equation 2:

$$\lambda_{A} = 50 \cdot 10^{-6}$$
 $\lambda_{B} = 180 \cdot 10^{-6}$
 $\mu_{A} = \mu_{B} = 1/M_{Ct} = 1$

$$\lambda_{1/2} = \frac{(50 \cdot 10^{-6})(180 \cdot 10^{-6}) \left[(1+1) + (50 \cdot 10^{-6} + 180 \cdot 10^{-6}) \right]}{(1)(1) + (1+1)(50 \cdot 10^{-6} + 180 \cdot 10^{-6})} = 1.8 \cdot 10^{-8} \text{ f/hour}$$

$$\lambda_{1/2} = .018 \text{ f}/10^6 \text{ hours}$$

Topic A10: Parts Count Reliability Prediction

A standard technique for predicting reliability when detailed design data such as part stress levels is not yet available is the parts count reliability prediction technique. The technique has a "built-in" assumption of average stress levels which allows prediction in the conceptual stage or source selection stage by estimation of the part types and quantities. This section contains a summary of the MIL-HDBK-217F, Notice 1 technique for eleven of the most common operational environments:

G_B	Ground Benign
G_F	Ground Fixed
G_{M}	Ground Mobile
N_S	Naval Sheltered
NU	Naval Unsheltered
A _{IC}	Airborne Inhabited Cargo
A _{IF}	Airborne Inhabited Fighter
A _{UC}	Airborne Uninhabited Cargo
A _{UF}	Airborne Uninhabited Fighter
A_RW	Helicopter (Both Internal and External Equipment)
S _F	Space Flight

Assuming a series reliability model, the equipment failure rate can be expressed as:

$$\lambda_{\text{EQUIP}} = \sum_{i=1}^{n} (N_i)(\lambda_{gi})(\pi_{Qi})$$

where

 λ_{EQUIP} = total equipment failure rate (failures/10⁶ hrs)

 λ_{gi} = generic failure rate for the ith generic part type (failures/10⁶ hrs)

 π_{Qi} = quality factor for the ith generic part type

N_i = quantity of the ith generic part type

n = number of different generic part types

Table A10-1: Generic Failure Rate, $\lambda_{f g}$	(Failures/10 ⁶ Hours) for Microcircuits
--	--

Part Type	G _B	G _F	G _M	N _S	N _U	A _{IC}	A _{IF}	A _{UC}	A _{UF}	A _{RW}	S _F
Bipolar Technology Gate/Logic Arrays, Digital (Ea = .4) 1 - 100 Gates 101 - 1000 Gates 1001 to 3000 Gates 3001 to 10,000 Gates 10,001 to 30,000 Gates 30,001 to 60,000 Gates	.0036 .0060 .011 .033 .052 .075	.012 .020 .035 .12 .17	.024 .038 .066 .22 .33	.024 .037 .065 .22 .33 .43	.035 .055 .097 .33 .48	.025 .039 .070 .23 .34	.030 .048 .085 .28 .42	.032 .051 .091 .30 .45	.049 .077 .14 .46 .68	.047 .074 .13 .44 .65	.0036 .0060 .011 .033 .052
Gate/Logic Arrays, Linear (Ea = .65) 1 - 100 Transistors 101 - 300 Transistors 301 - 1000 Transistors 1001 - 10,000 Transistors	.0095 .017 .033 .050	.024 .041 .074 .12	.039 .065 .11 .18	.034 .054 .092 .15	.049 .078 .13 .21	.057 .10 .19 .29	.062 .11 .19 .30	.12 .22 .41 .63	.13 .24 .44 .67	.076 .13 .22 .35	.0095 .017 .033 .050
Programmable Logic Arrays (Ea = .4) Up to 200 Gates 201 to 1000 Gates 1001 to 5000 Gates	.0061 .011 .022	.016 .028 .052	.029 .048 .087	.027 .045 .082	.040 .065 .12	.032 .054 .099	.037 .063 .11	.044 .077 .14	.061 .10 .19	.054 .089 .16	.0061 .011 .022
MOS Technology Gate/Logic Arrays, Digital (Ea = .35) 1 to 100 Gates 101 to 1000 Gates 1001 to 3000 Gates 3001 to 10,000 Gates 10,001 to 30,000 Gates 30,001 to 60,000 Gates	.0057 .010 .019 .049 .084	.015 .026 .047 .14 .22	.027 .045 .080 .25 .39 .53	.027 .043 .077 .24 .37	.039 .062 .11 .36 .54	.029 .049 .088 .27 .42 .59	.035 .057 .10 .32 .49	.039 .066 .12 .36 .56	.056 .092 .17 .51 .79	.052 .083 .15 .48 .72 .98	.0057 .010 .019 .049 .084
Gate/Logic Arrays, Linear (Ea = .65) 1 to 100 Transistors 101 to 300 Transistors 301 to 1,000 Transistors 1001 to 10,000 Transistors	.0095 .017 .033 .05	.024 .041 .074 .12	.039 .065 .11	.034 .054 .092 .15	.049 .078 .13 .21	.057 .10 .19 .29	.062 .11 .19	.12 .22 .41 .63	.13 .24 .44 .67	.076 .13 .22 .35	.0095 .017 .033 .05
Floating Gate Programmable Logic Array, MOS (Ea = .35) Up to 500 Gates 501 to 2,000 Gates 2001 to 5,000 Gates 5001 to 20,000 Gates	.0046 .0056 .0061 .0095	.018 .021 .022 .033	.035 .042 .043 .064	.035 .042 .042 .063	.052 .062 .063 .094	.035 .042 .043 .065	.044 .052 .054 .080	.044 .053 .055 .083	.070 .084 .086 .13	.070 .083 .084 .13	.0046 .0056 .0061 .0095
Microprocessors, Bipolar (Ea = .4) Up to 8 Bits Up to 16 Bits Up to 32 Bits	.028 .052 .11	.061 .11 .23	.098 .18 .36	.091 .16 .33	.13 .23 .47	.12 .21 .44	.13 .24 .49	.17 .32 .65	.22 .39 .81	.18 .31 .65	.028 .052 .11
Microprocessors, MOS (Ea = .35) Up to 8 Bits Up to 16 Bits Up to 32 Bits	.048 .093 .19	.089 .17 .34	.13 .24 .49	.12 .22 .45	.16 .29 .60	.16 .30 .61	.17 .32 .66	.24 .45 .90	.28 .52 1.1	.22 .40 .82	.048 .093 .19

Part Type	G _B	G _F	G _M	N _s	N _U	AIC	A _{IF}	A _{UC}	A _{UF}	ARW	s _F
MOS Technology Memories, ROM (Ea = .6) Up to 16K 16K to 64K 64K to 256K 256K to 1 MB	.0047 .0059 .0067	.018 .022 .023 .036	.036 .043 .045 .068	.035 .042 .044 .066	.053 .063 .066 .098	.037 .045 .048 .075	.045 .055 .059 .090	.048 .060 .068 .11	.074 .090 .099 .15	.071 .086 .089 .14	.0047 .0059 .0067
Memories, PROM, UVEPROM, EEPROM, EAPROM (Ea = .6) (NOTE: λ _{cyc} = 0 Assumed for EEPROM) Up to 16K 16K to 64K 64K to 256K 256K to 1 MB	.0049 .0061 .0072 .012	.018 .022 .024 .038	.036 .044 .046 .071	.036 .043 .045 .068	.053 .064 .067 .10	.037 .046 .051 .080	.046 .056 .061 .095	.049 .062 .073 .12	.075 .093 .10 .16	.072 .087 .092 .14	.0048 .0062 .0072 .012
Memories, DRAM (Ea = .6) Up to 16K 16K to 64K 64K to 256K 256K to 1 MB	.0040 .0055 .0074 .011	.014 .019 .023 .032	.027 .036 .043 .057	.027 .034 .040 .053	.040 .051 .060 .077	.029 .039 .049 .070	.035 .047 .058 .080	.040 .056 .076 .12	.059 .079 .10 .15	.055 .070 .084 .11	.0040 .0055 .0074 .011
Memories, SRAM, (MOS & BiMOS) (Ea = .6) Up to 16K 16K to 64K 64K to 256K 256K to 1 MB	.0079 .014 .023 .043	.022 .034 .053 .092	.038 .057 .084 .14	.034 .050 .071	.050 .073 .10	.048 .077 .12 .22	.054 .085 .13 .23	.083 .14 .25 .46	.10 .17 .27 .49	.073 .11 .16 .26	.0079 .014 .023 .043
Bipolar Technology Memories, ROM, PROM (Ea = .6) Up to 16K 16K to 64K 64K to 256K 256K to 1 MB	.010 .017 .028 .053	.028 .043 .065 .12	.050 .071 .10 .18	.046 .063 .085 .15	.067 .091 .12 .21	.062 .095 .15 .27	.070 .11 .16 .29	.10 .18 .30 .56	.13 .21 .33 .61	.096 .14 .19 .33	.010 .017 .028 .053
Memories, SRAM (Ea = .6) Up to 16K 16K to 64K 64K to 256K 256K to 1 MB	.0075 .012 .018 .033	.023 .033 .045 .079	.043 .058 .074 .13	.041 .054 .065 .11	.060 .079 .095	.050 .072 .10 .18	.058 .083 .11 .20	.077 .12 .19 .35	.10 .15 .22 .39	.084 .11 .14 .24	.0075 .012 .018 .033
GaAs MMIC (Ea = 1.5) 1 to 100 Elements 101 to 1000 Active Elements (Default: Driver and High Power (> 100 mW))	.0013 .0028	.0052 .011	.010 .022	.010 .022	.016 .034	.011 .023	.013 .028	.015 .030	.022 .047	.021 .045	.0013 .0028
GaAs Digital (Ea = 1.4) 1 to 1000 Active Elements 1001 to 10,000 Active Elements	.0066 .013	.026 .050	.052 .10	.052 .10	.078 .15	.054 .10	.067 .13	.078 .15	.12 .23	.11 .20	.0066 .013

Microcircuit Quality Factors - $\pi_{\mathbf{Q}}$

	Description	πQ
Class	S Categories:	
1.	Procured in full accordance with MIL-M-38510, Class S requirements.	
2.	Procured in full accordance with MIL-I-38535 and Appendix B thereto (Class V).	.25
3.	Hybrids: (Procured to Class S requirements (Quality Level K) of MIL-H-38534.	
Class	B Categories:	
1.	Procured in full accordance with MIL-M-38510, Class B requirements.	
2.	Procured in full accordance with MIL-I-38535, (Class Q).	1.0
3.	Hybrids: Procured to Class B requirements (Quality Level H) of MIL-H-38534.	
Class	B-1 Category:	
a a	rully compliant with all requirements of paragraph 1.2.1 of MIL-STD-883 nd procured to a MIL drawing, DESC drawing or other government pproved documentation. (Does not include hybrids). For hybrids use ustom screening section on the following page.	2.0

Microcircuit Learning Factor - π_1

Years in Production, Y	π_L
≤.1	2.0
.5	1.8
1.0	1.5
1.5	1.2
≥ 2.0	1.0

 $\pi_{L} = .01 \exp(5.35 - .35Y)$

Y = Years generic device type has been in production

Microcircuit Quality Factors (cont'd): $\pi_{\mathbf{Q}}$ Calculation for Custom Screening Programs

Group	MIL-STD-883 Screen/Test (Note 3)	Point Valuation
1*	TM 1010 (Temperature Cycle, Cond B Minimum) and TM 2001 (Constant Acceleration, Cond B Minimum) and TM 5004 (or 5008 for Hybrids) (Final Electricals @ Temp Extremes) and TM 1014 (Seal Test, Cond A, B, or C) and TM 2009 (External Visual)	50
2*	TM 1010 (Temperature Cycle, Cond B Minimum) or TM 2001 (Constant Acceleration, Cond B Minimum) TM 5004 (or 5008 for Hybrids) (Final Electricals @ Temp Extremes) and TM 1014 (Seal Test, Cond A, B, or C) and TM 2009 (External Visual)	37
3	Pre-Burn in Electricals TM 1015 (Burn-in B-Level/S-Level) and TM 5004 (or 5008 for Hybrids) (Post Burn-in Electricals @ Temp Extremes)	30 (B Level) 36 (S Level)
4*	TM 2020 Pind (Particle Impact Noise Detection)	11
5	TM 5004 (or 5008 for Hybrids) (Final Electricals @ Temperature Extremes)	11 (Note 1)
6	TM 2010/17 (Internal Visual)	7
7*	TM 1014 (Seal Test, Cond A, B, or C)	7 (Note 2)
8	TM 2012 (Radiography)	7
9	TM 2009 (External Visual)	7 (Note 2)
10	TM 5007/5013 (GaAs) (Wafer Acceptance)	1
- 11	TM 2023 (Non-Destructive Bond Pull)	1

$$\pi_{Q} = 2 + \frac{87}{\Sigma \text{ Point Valuations}}$$

*NOT APPROPRIATE FOR PLASTIC PARTS

- NOTES:

 1. Point valuation only assigned if used independent of Groups 1, 2 or 3.
 2. Point valuation only assigned if used independent of Groups 1 or 2.
 3. Sequencing of tests within groups 1, 2 and 3 must be followed.
 4. TM refers to the MIL-STD-883 Test Method.
 5. Nonhermetic parts should be used only in controlled environments (i.e., GB and other

EXAMPLES:

- Mfg. performs Group 1 test and Class B burn-in: $\pi_Q = 2 + \frac{87}{50+30} = 3.1$
- Mfg. performs internal visual test, seal test and final electrical test: $\pi_Q = 2 + \frac{87}{7+7+11} = 5.5$

Other Commercial or Unknown Screening Levels $\pi_{Q} = 10$

Table A10-2: Generic Failure Rate - λ_{α} (Failures/10⁶ Hours) for Discrete Semiconductors

Part Type	GB	G _F	G _M	N _S	N _U	^A IC	A _{IF}	A _{UC}	A _{UF}	A _{RW}	s _F
DIODES				,							
General Purpose Analog	.0036	.028	.049	.043	.10	.092	.21	.20	.44	.17	.0018
Switching	.00094	.0075	.013	.011	.027	.024	.054	.054	.12	.045	.00047
Fast Recovery Pwr. Rectifier	.065	.52	.89	.78	1.9	1.7	3.7	3.7	8.0	3.1	.032
Power Rectifier/ Schottky Pwr.	.0028	.022	.039	.034	.082	.073	.16	.16	.35	.13	.0014
Transient Suppressor/Varistor	.0029	.023	.040	.035	.084	.075	.17	.17	.36	.14	.0015
Voltage Ref/Reg. (Avalanche and Zener)	.0033	.024	.039	.035	.082	.066	.15	.13	.27	.12	.0016
Current Regulator	.0056	.040	.066	.060	.14	.11	.25	.22	.46	.21	.0028
Si Impatt (f ≤ 35 GHz)	.86	2.8	8.9	5.6	20	11	14	36	62	44	.43
Gunn/Bulk Effect	.31	.76	2.1	1.5	4.6	2.0	2.5	4.5	7.6	7.9	.16
Tunnel and Back	.004	.0096	.027	.019	.058	.025	.032	.057	.097	.10	.002
PIN	.028	.068	.19	.14	.41	.18	.22	.40	.69	.71	.014
Schottky Barrier and Point Contact (200 MHz ≤ f ≤ 35 GHz)	.047	.11	.31	.23	.68	.30	.37	.67	1.1	1.2	.023
Varactor	.0043	.010	.029	.021	.063	.028	.034	.062	.11	.11	.0022
Thyristor/SCR	.0025	.020	.034	.030	.072	.064	.14	.14	.31	.12	.0012
TRANSISTORS											
NPN/PNP (f < 200 MHz)	.00015	.0011	.0017	.0017	.0037	.0030	.0067	.0060	.013	.0056	.000073
Power NPN/PNP (f < 200 MHz)	.0057	.042	.069	.063	.15	.12	.26	.23	.50	.22	.0029
Si FET (f ≤ 400 MHz)	.014	.099	.16	.15	.34	.28	.62	.53	1.1	.51	.0069
Si FET (f > 400 MHz)	.099	.24	.64	.47	1.4	.61	.76	1.3	2.3	2.4	.049
GaAs FET (P < 100 mW)	.17	.51	1.5	1.0	3.4	1.8	2.3	5.4	9.2	7.2	.083

Part Type	GB	G _F	G _M	N _S	N _U	A _{IC}	A _{IF}	A _{UC}	A _{UF}	A _{RW}	SF
TRANSISTORS (cont'd)											
GaAs FET (P ≥ 100 mW)	.42	1.3	3.9	2.5	8.5	4.5	5.6	13	23	18	.21
Unijunction	.016	.12	.20	.18	.42	.36	.80	.74	1.6	.66	.0079
RF, Low Noise (f > 200 MHz,	.094	.23	.63	.46	1.4	.60	.75	1.3	2.3	2.4	.047
P < 1W)											
RF, Power (P ≥ 1W)	.045	.091	.23	.18	.50	.18	.23	.32	.55	.73	.023
OPTO-ELECTRONICS											
Photodetector	.011	.029	.13	.074	.20	.084	.13	.17	.23	.36	.0057
Opto-Isolator	.027	.070	.31	.17	.47	.20	.30	.42	.56	.85	.013
Emitter	.00047	.0012	.0056	.0031	.0084	.0035	.0053	.0074	.0098	.015	.00024
Alphanumeric Display	.0062	.016	.073	.040	.11	.046	.069	.096	.13	.20	.0031
Laser Diode, GaAs/Al GaAs	5.1	16	78	39	120	58	86	86	110	240	2.6
Laser Diode, In GaAs/In GaAsP	9.0	28	135	69	200	100	150	150	200	400	4.5

Discrete Semiconductor Quality Factors - $\pi_{\mathbf{Q}}$

Part Types	JANTXV	JANTX	JAN	Lower	Plastic
Non-RF Devices/ Opto-Electronics* High Freq Diodes	.70 .50	1.0 1.0	2.4 5.0	5.5 25	8.0 50
Schottky Diodes	.50	1.0	1.8	2.5	
RF Transistors	.50	1.0	2.0	5.0	
*Laser Diodes	4 = 1	Hermetic Package Nonhermetic with Facet Coating Nonhermetic without Facet Coating			

^{*} not normally used in this environment

Table A10-3: Generic Failure Rate - $\lambda_{\mbox{\scriptsize g}}$ (Failures/10^6 Hours) for Resistors

Part Type/Style	GB	G _F	GM	N _S	N _U	A _{IC}	A _{IF}	AUC	A _{UF}	ARW	S _F
RESISTORS											
Composition, RC	.00050	.0022	.0071	.0037	.012	.0052	.0065	.016	.025	.025	.00025
Film, Insulated, RL	.0012	.0027	.011	.0054	.020	.0063	.013	.018	.033	.030	.00025
Film, RN	.0014	.0031	.013	.0061	.023	.0072	.014	.021	.038	.034	.00028
Film, Power, RD	.012	.025	.13	.062	.21	.078	.10	.19	.24	.32	.0060
Film, Network, RZ	.0023	.0066	.031	.013	.055	.022	.043	.077	.15	.10	.0011
Wirewound, Accurate, RB	.0085	.018	.10	.045	.16	.15	.17	.30	.38	.26	.0068
Wirewound, Power, RW	.014	.031	.16	.077	.26	.073	.15	.19	.39	.42	.0042
Wirewound, Power, Chassis, Mounted, RE	.0080	.018	.096	.045	.15	.044	.088	.12	.24	.25	.0040
Thermistor, RTH	.065	.32	1.4	.71	1.6	.71	1.9	1.0	2.7	2.4	.032
Wirewound, Variable, RT	.026	.056	.36	.17	.59	.17	.27	.36	.60	1.1	.013
Wirewound, Variable, Precision, RR	.36	.80	7.7	3.2	13	3.9	5.8	7.8	11	26	.18
Wirewound, Variable, Semiprec., RA, RK, RP	.15	.35	3.1	1.2	5.4	1.9	2.8	*	*	9.0	.075
Nonwirewound, Variable, RJ	.033	.10	.50	.21	.87	.19	.27	.52	.79	1.5	.017
Composition, Variable, RV	.050	.11	1.1	.45	1.7	2.8	4.6	4.6	7.5	3.3	.025
Nonwirewound, Variable Precision, RQ	.043	.15	.75	.35	1.3	.39	.78	1.8	2.8	2.5	.021
Film, Variable, RVC	.048	.16	.76	.36	1.3	.36	.72	1.4	2.2	2.3	.024

^{*} Not normally used in this environment

Resistor Quality Factors - $\pi_{\mathbf{Q}}$

		Established R	eliability Style	s	Time to the second	· · · · · · · · · · · · · · · · · · ·
Quality	S	R	P	M	MIL-SPEC	Lower
πQ	.030	.10	.30	1.0	3.0	10

Table A10-4: Generic Failure Rate - λ_g (Failures/10⁶ Hours) for Capacitors

Part Type/Style	GB	G _F	G _M	N _S	NU	A _{IC}	A _{IF}	A _{UC}	A _{UF}	A _{RW}	s _F
CAPACITORS									, , , , , , , , , , , , , , , , , , ,		
Paper, By-Pass, CP	.0036	.0072	.033	.018	.055	.023	.03	.070	.13	.083	.0018
Paper, By-Pass, CA	.0039	.0087	.042	.022	.070	.035	.047	.19	.35	.13	.002
Paper/Plastic, Feed-through, CZR	.0047	.0096	.044	.034	.073	.030	.040	.094	.15	.11	.0024
Paper/Plastic Film, CPV, CQR	.0021	.0042	.017	.010	.030	.0088	.013	.026	.048	.044	.0010
Metallized Paper/Plastic , CH	.0029	.0058	.023	.014	.041	.012	.018	.037	.066	.060	.0014
Metallized Paper/Plastic, CFR	.0041	.0083	.042	.021	.067	.026	.048	.086	.14	.10	.0020
Metallized Plastic, CRH	.0023	.0092	.019	.012	.033	.0096	.014	.034	.053	.048	.0011
MICA (Dipped or Molded), CM	.0005	.0015	.0091	.0044	.014	.0068	.0095	.054	.069	.031	.00025
MICA (Button), CB	.018	.037	.19	.094	.31	.10	.14	.47	.60	.46	.0091
Glass, CY	.00032	.00096	.0059	.0029	.0094	.0044	.0062	.035	.045	.020	.00016
Ceramic (Gen. Purpose), CK	.0036	.0074	.034	.019	.056	.015	.015	.032	.048	.077	.0014
Ceramic (Temp. Comp.), CC, CD	.00078	.0022	.013	.0056	.023	.0077	.015	.053	.12	.046	.00039
Tantalum, Solid, CSR	.0018	.0039	.016	.0097	.028	.0091	.011	.034	.057	.055	.00072
Tantalum, Non-Solid, CLR	.0061	.013	.069	.039	.11	.031	.061	.13	.29	.18	.0030
Aluminum Oxide, CUR	.024	.061	.42	.18	.59	.46	.55	2.1	2.6	1.2	.012
Aluminum Dry, CE	.029	.081	.58	.24	.83	.73	.88	4.3	5.4	2.0	.015
Variable, Ceramic, CV	.08	.27	1.2	.71	2.3	.69	1.1	6.2	12	4.1	.032
Variable, Piston, PC	.033	.13	.62	.31	.93	.21	.28	2.2	3.3	2.2	.016
Variable, Air Trimmer, CT	.080	.33	1.6	.87	3.0	1.0	1.7	9.9	19	6.1	.040
Variable, Vacuum, CG	0.4	1.3	6.7	3.6	13	5.7	10	58	90	23	.20

Capacitor Quality Factors - $\pi_{\mathbf{Q}}$

		Establish	ed Reliabil	ity Styles			
Quality	S	R	Р	M	<u>L</u>	MIL-SPEC_	Lower
πQ	.030	.10	.30	1.0	3.0	3.0	10

Table A10-5: Generic Failure Rate - λ_g (Failures/10⁶ Hours) for Inductive and Electromechanical Parts

Part Type	GB	G _F	G _M	N _S	N _U	A _{IC}	A _{IF}	A _{UC}	A _{UF}	A _{RW}	s _F
INDUCTIVE DEVICES											
Low Power Pulse XFMR	.0035	.023	.049	.019	.065	.027	.037	.041	.052	.11	.0018
Audio XFMR	.0071	.046	.097	.038	.13	.055	.073	.081	.10	.22	.0035
High Pwr. Pulse and Pwr. XFMR, Filter	.023	.16	.34	.13	.45	.21	.27	.35	.45	.82	.011
RF XFMR	.028	.18	.39	.15	.52	.22	.29	.33	.42	.88	.014
RF Coils, Fixed or Molded	.0017	.0073	.023	.0091	.031	.011	.015	.016	.022	.052	.00083
RF Coils, Variable	.0033	.015	.046	.018	.061	.022	.03	.033	.044	.10	.0017
ROTATING DEVICES											
Motors	1.6	2.4	3.3	2.4	3.3	7.1	7.1	31	31	7.1	1.6
Synchros	.07	.20	1.5	.70	2.2	.78	1.2	7.9	12	5.1	.035
Resolvers	.11	.30	2.2	1.0	3.3	1.2	1.8	12	18	7.6	.053
ELAPSED TIME METERS	ļ.										
ETM-AC	10	20	120	70	180	50	80	160	250	260	5.0
ETM-Inverter Driver	15	30	180	105	270	75	120	240	375	390	7.5
ETM-Commutator DC	40	80	480	280	720	200	320	640	1000	1040	20
RELAYS											
General Purpose	.13	.28	2.1	1.1	3.8	1.1	1.4	1.9	2.1	7.0	.066
Contactor, High Current	.43	.89	6.9	3.6	12	3,4	4.4	6.2	6.7	22	.21
Latching	.13	.28	2.1	1.1	3.8	1.1	1.4	1.9	2.1	7.0	.066
Reed	.11	.23	1.8	.92	3.3	.96	1.2	2.1	2.3	6.3	.054
Thermal, Bi-metal	.29	.60	4.6	2.4	8.2	2.3	2.9	4.1	4.5	15	.14
Meter Movement	.88	1.8	14	7.4	26	7.1	9.1	13	14	46	.44
Solid State	.40	1.2	4.8	2.4	6.8	4.8	7.6	8.4	13	9.2	.16
Hybrid and Solid State Time Delay	.50	1.5	6.0	3.0	8.5	6.0	9.5	11	16	12	.20

Part Type	GB	G _F	G _M	N _S	N _U	A _{IC}	A _{IF}	A _{UC}	A _{UF}	A _{RW}	S _F
SWITCHES											
Toggle or Pushbutton	.0010	.0030	.018	.0080	.029	.010	.018	.013	.022	.046	.0005
Sensitive	.15	.44	2.7	1.2	4.3	1.5	2.7	1.9	3.3	6.8	.074
Rotary Wafer	.33	.99	5.9	2.6	9.5	3.3	5.9	4.3	7.2	15	.16
Thumbwheel	.56	1.7	10	4.5	16	5.6	10	7.3	12	26	.28
Circuit Breaker, Thermal	.11	.23	1.7	.91	3.1	.80	1.0	1.3	1.4	5.2	.057
Circuit Breaker, Magnetic	.060	.12	.90	.48	1.6	.42	.54	.66	.72	2.8	.030
CONNECTORS											
Circular/Rack/Panel	0.011	0.14	.12	.069	.20	.059	.098	.23	.34	.37	.0054
Coaxial	.012	.015	.13	.075	.21	.060	.10	.22	.32	.38	.0061
Printed Circuit Board Connector	.0054	.021	.063	.035	.10	.059	.11	.085	.16	.19	.0027
IC Sockets	.0019	.0058	.027	.012	.035	.015	.023	.021	.025	.048	.00097
INTERCONNECTION ASSEMBLIES Printed Circuit Boards (PCBs)	.053	.11	.37	.69	.27	.27	.43	.85	1.5	1.0	.027

Table A10-6: Generic	neric Failure Rate - $\lambda_{f g}$ (Failures/10 $^{f 6}$ Hours) for Miscellaneous Parts	Rate -	λg (Fai	lures/1	oe Hour	s) for N	Aiscella	neous	Parts		
Part Type	СВ	S _F	w S	NS	N	A _{IC}	A _{IF}	Auc	AUF	ARW	$^{\rm S_F}$
SINGLE CONNECTIONS	7000										
Hand Solder, w/o Wrapping	.0026	.0052	.018	.010	.029	.010	.016	.016	.021	.042	.0013
Hand Solder, w/Wrapping	.00014	.00028	86000	.00056	.0015	.00056	.00084	.00084	.001	.0022	20000
Crimp	.00026	.00052	.0018	.0010	.0029	.0010	.0016	.0016	.0021	.0042	.00013
Weld	.000000	.000100	.000350	.000200	.000550	.000200	000000	000000	.000400	.000800	.000025
Solderless Wrap	.0000035	700000	.000025	.000014	.00003	.000014	.000021	.000021	.000028	.000056	.0000018
Clip Termination	.00012	.00024	.00084	.00048	.0013	.00048	.00072	.00072	96000	.0019	90000
Reflow Solder	690000	.00014	.00048	.00028	9/000	.00028	.00041	.00041	.00055	.0011	.000035
METERS. PANEL		5)									
DC Ammeter or Voltmeter	0.09	0.36	2.3	Ξ	3.2	2.5	3.8	5.2	9.9	5.4	0.099
AC Ammeter or Voltmeter	0.15	0.61	3.8	1.8	5.4	4.3	6.4	8.9	11	9.2	0.17
	CEO	900	çê	Ç	ŭ	oc.	¥	ç	G	7.4	016
GUARIZ CRISIALS	300.	090	۶۵.	6		8	÷.	?	Dg.	;	5.
LAMPS											
Incandescent, AC	3.9	7.8	12	12	16	16	16	19	ន	19	2.7
Incandescent, DC	13	56	38	38	51	51	51	54	77	64	9.0
ELECTRONIC FILTERS	1					F					
Ceramic-Ferrite	.022	044	13	088	.20	.15	8	24	8	24	.018
Discrete LC Comp.	12	.24	.72	.48	-	8.	7	£.	1.6	6.7	960
Discrete LC & Crystal Comp.	.27	.54	1.6	1.1	2.4	1.9	2.4	3.0	3.5	3.0	.22
FUSES	.010	.020	080	.050	1.	060:	.12	.15	81.	.16	600

Table A10-7: $\pi_{\mathbf{Q}}$ Factor for Use with Inductive, Electromechanical and Miscellaneous Parts

Part Type	Established Reliability	MIL-SPEC	Non-MIL
Inductive Devices	.25	1.0	10
Rotating Devices	N/A	N/A	N/A
Relays, Mechanical	.60	3.0	9.0
Relays, Solid State and Time Delay (Hybrid & Solid State)	N/A	1.0	4
Switches, Toggle, Pushbutton, Sensitive	N/A	1.0	20
Switches, Rotary Wafer	N/A	1.0	50
Switches, Thumbwheel	N/A	1.0	10
Circuit Breakers, Thermal	N/A	1.0	8.4
Connectors	N/A	1.0	2.0
Interconnection Assemblies	N/A	1.0	2.0
Connections	N/A	N/A	N/A
Meters, Panel	N/A	1.0	3.4
Quartz Crystals	N/A	1.0	2.1
Lamps, Incandescent	N/A	N/A	N/A
Electronic Filters	N/A	1.0	2.9
Fuses	N/A	N/A	N/A

Topic A11: Reliability Adjustment Factors

"What if" questions are often asked regarding reliability figures of merit. For a rapid translation, tables for different quality levels, various environments and temperatures are presented to make estimates of the effects of the various changes. The data base for these tables is a grouping of approximately 18000 parts from a number of equipment reliability predictions performed in-house on military contracts. The ratios were developed using this data base and MIL-HDBK-217F algorithms. The relative percentages of the part data base are shown as follows:




Table A11-1: Part Quality Factors (Multiply MTBF by)

To Quality Class

		Space	Full Military	Ruggedized	Commercial
	Space	Х	8.0	0.5	0.2
From	Full Military	1.3	Х	0.6	0.2
Quality	Ruggedized	2.1	1.6	Х	0.4
Class	Commercial	5.3	4.1	2.5	X
	IC [Class S	Class B	Class B-1	Class D
	Semiconductor	JANTXV	JANTX	JAN	NONMIL
	Passive Part	ER(S)	ER(R)	ER(M)	NONMIL

CAUTION: Do not apply to Mean-Time-Between-Critical-Failure (MTBCF).

Table A11-2: Environmental Conversion Factors (Multiply MTBF by)

				To E	To Environment	ment					
•	g B	Ŗ Ħ	В	NS	N	AIC	AIF	AUC	AUF	ARW	Ϋ́
GB	×	0.5	0.2	0.3	0.1	0.3	0.2	0.1	0.1	0.1	1.2
<u> </u>	1.9	×	0.4	9.0	0.3	9.0	0.4	0.2	0.1	0.2	2.2
∑	4.6	2.5	×	1.4	0.7	1.4	6:0	9.0	0.3	0.5	5.4
S _S	3.3	1.8	0.7	×	0.5	1.0	0.7	0.4	0.2	0.3	3.8
N	7.2	3.9	1.6	2.2	×	2.2	1.4	6.0	0.5	0.7	8.3
AIC	3.3	1.8	0.7	1.0	0.5	×	0.7	0.4	0.2	0.3	3.9
AIF	5.0	2.7	1.1	1.5	0.7	1.5	×	9.0	0.4	0.5	5.8
AUC	8.2	4.4	1.8	2.5	1.2	2.5	1.6	×	9.0	0.8	9.5
AUF	14.1	7.6	3.1	4.4	2.0	4.2	2.8	1.7	×	1.4	16.4
ARW	10.2	5.5	2.2	3.2	1.4	3.1	2.1	1.3	0.7	×	11.9
SF	6.0	0.5	0.2	0.3	0.1	0.3	0.2	0.1	0.1	0.1	×

Environment


From

Environmental Factors as Defined in MIL-HDBK-217

GB - Ground Benign; GF - Ground Fixed; GM - Ground Mobile; NS - Naval Sheltered; NU - Naval Unsheltered; AIC - Airborne Inhabited Cargo; AIF - Airborne Inhabited Fighter; AUC - Airborne Uninhabited Cargo; AUF - Airborne Sotary Winged; SF - Space Flight

CAUTION: Do not apply to MTBCF.

Table A11-3: Temperature Conversion Factors (Multiply MTBF by)



CAUTION: Do no apply to MTBCF.

Topic A12: Surface Mount Technology (SMT) Assessment Model

The SMT Model was developed to assess the life integrity of leadless and leaded devices. It provides a relative measure of circuit card wearout due to thermal cycling fatigue failure of the "weakest link" SMT device. An analysis should be performed on all circuit board SMT components. The component with the largest failure rate value (weakest link) is assessed as the overall board failure rate due to SMT. The model assumes the board is completely renewed upon failure of the weakest link and the results do not consider solder or lead manufacturing defects. This model is based on the techniques developed in the Rome Laboratory technical report RL-TR-92-197, "Reliability Assessment of Critical Electronic Components."

λSMT = Average failure rate over the expected equipment life cycle due to surface mount device wearout. This failure rate contribution to the system is for the Surface Mount Device on each board exhibiting the highest **absolute** value of the strain range:

$$\left[\left(\alpha_{S} \Delta T - \alpha_{CC} (\Delta T + T_{RISE})\right) \times 10^{-6}\right]$$

$$\lambda_{SMT} = \frac{ECF}{\alpha_{SMT}}$$

ECF = Effective cumulative number of failures over the Weibull characteristic life.

Table A12-1: Effective Cumulative Failures - ECF

LC ¤smt	ECF
0 1	40
01	.13
.1120	.15
.2130	.23
.3140	.31
.4150	.41
.5160	.51
.6170	.61
.7180	.68
.8190	.76
> .9	1.0

LC = Design life cycle of the equipment in which the circuit board is operating.

 α_{SMT} = The Weibull characteristic life. α_{SMT} is a function of device and substrate material, the manufacturing methods, and the application environment used.

$$\alpha_{SMT} = \frac{N_f}{CR}$$

where:

CR = Temperature cycling rate in cycles per calendar hour

N_f = Average number of thermal cycles to failure

$$N_f = 3.5 \left(\frac{d}{.65h} \right) (\alpha_S \Delta T - \alpha_{CC} (\Delta T + T_{RISE})) \times 10^{-6}$$

where:

 d = Distance from center of device to the furthest solder joint in mils (thousands of an inch)

h = Solder joint height in mils for leadless devices. Use h = 8 for all leaded configurations.

 α_S = Circuit board substrate thermal coefficient of expansion (TCE)

 ΔT = Use environment temperature difference

 α_{CC} = Package material thermal coefficient of expansion (TCE)

T_{RISE} = Temperature rise due to power dissipation (Pd)

 $Pd = \theta_{JC}P \qquad \qquad \theta_{JC} = Thermal \ resistance \ ^{\circ}/Watt$

P = Watts

 π_{LC} = Lead configuration factor

Table A12-2: CR - Cycling Rate Values

Equipment Type	Number of Cycles/Hour
Consumer (television, radio, recorder)	.0042
Computer	.17
Telecommunications	.0042
Commerical Aircraft	.34
Industrial	.021
Military Ground Applications	.03
Military Aircraft	.12

Table A12-3: π_{LC} - Lead Configuration Factor

Lead Configuration	πLC
Leadless	1
J or S Lead	150
Gull Wing	5,000

Table A12-4: α_{CC} - TCE Package Values

Substrate Material	α _{CC} Average Value
Plastic	7
Ceramic	6

Table A12-5: ΔT - Use Environment Temperature Difference

Environment	ΔΤ
GB	7
G_{F}	21
G_M	26
A _{IC}	31
A _{UC}	57
A _{IF}	31
A _{UF}	57
A _{RW}	31
N _U	61
N _S	26

Table A12-6: α_S - TCE Substrate Values

Substrate Material	α s
FR-4 Laminate	18
FR-4 Multilayer Board	20
FR-4 Multilayer Board w/Copper Clad Invar	11
Ceramic Multilayer Board	7
Copper Clad Invar	5
Copper Clad Molybdenum	5
Carbon-Fiber/Epoxy Composite	1
Kevlar Fiber	3
Quartz Fiber	1
Glass Fiber	5
Epoxy/Glass Laminate	15
Polimide/Glass Laminate	13
Polyimide/Kevlar Laminate	6
Polyimide/Quartz Laminate	8
Epoxy/Kevlar Laminate	7
Aluminum (Ceramic)	7
Epoxy Aramid Fiber	7
Polyimide Aramid Fiber	6
Epoxy-Quartz	9
Fiberglass Teflon Laminates	20
Porcelainized Copper Clad Invar	7
Fiberglass Ceramic Fiber	7

Example: A large plastic encapsulated leadless chip carrier is mounted on a epoxy-glass printed wiring assembly. The design considerations are: a square package is 1480 mils on a side, solder height is 5 mils, power dissipation is .5 watts, thermal resistance is 20°C/watt, the design life is 20 years and environment is military ground application. The failure rate developed is the impact of SMT for a single circuit board and accounts for **all** SMT devices on this board. This failure rate is added to the sum of all of the component failure rates on the circuit board.

$$\lambda_{SMT} = \frac{ECF}{\alpha_{SMT}}$$

$$\alpha_{SMT} = \frac{N_f}{CR}$$

$$N_f = 3.5 \left(\frac{d}{(.65)(h)} \left| (\alpha_S \Delta T - \alpha_{CC} (\Delta T + T_{RISE})) \right| \times 10^{-6} \right)^{-2.26} (\pi_{LC})$$

For d:

$$d = \frac{1}{2} (1480) = 740 \text{ mils}$$

For h:

$$h = 5 \text{ mils}$$

For α_S :

$$\alpha_S = 15$$
 (Table A12-6 - Epoxy Glass)

For ∆_T:

$$\Delta_{T} = 21 \text{ (Table A12-5 - G}_{F})$$

For
$$\alpha_{CC}$$
: $\alpha_{CC} = 7$ (Table A12-4 - Plastic)

For TRISE:
$$T_{RISE} = \theta_{JC} P = 20(.5) = 10^{\circ}C$$

For
$$\pi_{LC}$$
: $\pi_{LC} = 1$ (Table A12-3 - Leadless)

For CR:

$$N_f = 3.5 \left(\frac{740}{(.65)(5)} \right| (15(21) - 7(21+10)) \left| x \cdot 10^{-6} \right|^{-2.26} (1)$$

 N_{f}

= 18,893 thermal cycles to failure

$$\alpha_{SMT} = \frac{18,893 \text{ cycles}}{.03 \text{ cyles/hour}} = 628,767 \text{ hours}$$

$$\frac{LC}{\alpha_{SMT}} = \frac{(20 \text{ yrs.}) \left(8760 \frac{\text{hr}}{\text{yr}}\right)}{628,767 \text{ hrs.}} = .28$$

ECF .23 failures (Table A12-1)

$$\lambda_{SMT} = \frac{ECF}{\alpha_{SMT}} = \frac{.23 \text{ failures}}{628,767 \text{ hours}} = .0000004 \text{ failures/hour}$$

.4 failures/10⁶ hours λSMT

Topic A13: Finite Element Analysis

Background

Finite Element Analysis (FEA) is a computer simulation technique that can predict the material response or behavior of a modeled device. These analyses can provide material stresses and temperatures throughout modeled devices by simulating thermal or dynamic loading situations. FEA can be used to assess mechanical failure mechanisms such as fatigue, rupture, creep, and buckling.

When to Apply

FEA of electronic devices can be time consuming and analysis candidates must be carefully selected. Selection criteria includes devices, components, or design concepts which: (a) Are unproven and for which little or no prior experience or test information is available; (b) Utilize advanced or unique packaging or design concepts; (c) Will encounter severe environmental loads; (d) Have critical thermal or mechanical performance and behavior constraints.

Typical Application

A typical finite element reliability analysis of an electronic device would be an assessment of the life (i.e. number of thermal or vibration cycles to failure or hours of operation in a given environment) or perhaps the probability of a fatigue failure after a required time of operation of a critical region or location within the device. Examples are surface mount attachments of a chip carrier to a circuit board, a critical location in a multichip module, or a source via in a transistor microcircuit. First, the entire device (or a symmetrical part of the entire device) is modeled with a coarse mesh of relatively large sized elements such as 3-dimensional brick elements. For example, as shown in Figure A13-1, an entire circuit board is analyzed (Step 1). The loading, material property, heat sink temperature, and structural support data are entered into the data file in the proper format and sequence as required by the FEA solver. Output deflections and material stresses for all node point locations on the model are then acquired. For microelectronic devices, second or third follow-on models of refined regions of interest may be required because of the geometrically small feature sizes involved. The boundary nodes for the follow-on model are given initial temperatures and displacements that were acquired from the circuit board model. The figure shows a refined region containing a single chip carrier and its leads (Step 2). The more refined models provide accurate temperature, deflection, and stress information for reliability analyses. For example, the results of Step 2 could be a maximum stress value in a corner lead of a chip carrier caused by temperature or vibration cycling. A deterministic life analysis is made by locating the stress value on a graph of stress versus cycles to failure for the appropriate material and reading cycles to failures on the abscissa (Step 3). Cycles to failure and time to failure are related by the temperature cycling rate or the natural frequency for thermal or dynamic environments, respectively. A distribution of stress coupled with a distribution of strength (i.e. scatter in fatigue data) will result in a probability distribution function and a cumulative distribution function of time to failure (Step 4).

FEM Results Displacement Due to Vibration Loads Step 1 Displacement Due to Thermal Loads Interpretation of Local Displacements/Stresses Step 2 Vibration and Thermal Displacements Component Relative to Board Life Analysis Step 3 Stress Cycles to Failure **Probabilistic Reliability Analysis** Stress Distributio Step 4 Fatigue Scatter R(t) Probability

Figure A13-1


Cycles to Failure Distribution

Time

Topic A14: Common Thermal Analysis Procedures

The following graphs and associated examples provide a guide for performing basic integrated circuit junction temperature calculations for three of the most common types of cooling designs: impingement, cold wall, and flow through modules. This procedure is intended to provide the Reliability Engineer with a simple means of calculating approximate junction temperatures and for performing a quick check of more detailed thermal analysis calculations.

Card-Mounted, Flow-through Modules



Notes:

- Module dissipation uniformly distributed and applied on both sides.
- The part junction temperature is obtained as follows:

 $T_J = T_A + \Delta T_{BA} + (\theta_{JC} + \theta_{CB}) Q_P$

where T_J is the junction temperature

 T_{A} is the cooling air inlet

 $\Delta \dot{T}_{BA}$ is the weighted average heat-exchanger-to-cooling-air inlet temperature difference (See Note 4)

9 JC is the junction-to-case thermal resistance in °C/W


 θ_{CB}^{--} is the thermal resistance between the case and the heat exchanger in °C/W

Qp is the part power dissipation in watts

- All temperatures are in °C
- Weighted average temperature difference is the value at a location two thirds of the distance from the inlet to the outlet, as shown in sketch. Experience has shown that the temperature at this location approximates the average board temperature.

Figure A14-1: Estimated Temperature of Card-mounted Parts Using Forced-air-cooled Flow-through Modules

Card-Mounted, Air-Cooled Coldwalls



Notes:

- 1. ΔT_{CF} from curve is for L/W = 2; for other L/W ratios, multiply ΔT_{CF} from curve by 0.5 L/W
- 2. The junction temperature is obtained as follows:

$$T_J = T_A + \frac{0.03 Q_T}{m_a} + \Delta T_{CE} + Q_T (0.0761/W + 0.25) + Q_P (\theta_{JC} + \theta_{CB})$$

where

T_J is the junction temperature

 T_A is the air inlet temperature

QT is the total card power dissipation in watts

Op is the part power dissipation in watts

ma is the airflow rate in Kg/Min

ΔTCE is the temperature difference between center of card and card edge

W is the card width in meters


θJC is the junction-to-case thermal resistance in °C/W

θCB is the case-to-mounting surface thermal resistance in °C/W

- 3. All temperatures are in °C
- 4. The card edge to card guide interface thermal resistance is 0.0761 °C/W per meter of card width
- 5. The coldwall convective thermal resistance is 0.25°C/W

Figure A14-2: Estimated Temperature of Card-mounted Parts
Using Forced-air Cooled Coldwalls

Air Impingement, Card-Mounted



Notes:

The part junction temperature is obtained as follows: $T_J = T_A + \Delta T_{BA} + (\theta_{JC} + \theta_{CB}) Q_p$

where

 $\bar{\mathsf{T}}_{\mathsf{J}}$ is the junction temperature

TA is the local cooling air temperature

ΔTBA is the local card-to-air temperature difference

θ_{JC} is the junction-to-case thermal resistance in °C/W

 θ_{CB} is the case-to-mounting-surface thermal resistance in °C/W

Qp is the part power dissipation in watts

- 2. All temperatures are in °C
- Assumes all the heat is uniformly distributed over both sides of the board
- Assumes no air temperature rise (add any rise in air temperature to the result)

Figure A14-3: Estimated Temperature of Card-mounted Parts Using Forced-air Impingement Cooling at Sea Level

Example 1: Card Mounted, Air Cooled Coldwalls

Estimate the junction temperature of a 0.25-W microcircuit mounted at the center of a coldwall-cooled circuit board, 0.152 X 0.102 m, with a total power dissipation of 20 W. The part, which has a mounting base of 0.00635 X 0.00953 m, is attached to the board with a 7.6 X 10^{-5} m (3 mils) thick bonding compound whose thermal conductivity (k) is 0.25 W/m-°C. The forced airflow rate is 1.8 kg/min with an inlet temperature of 45°C. The board contains a 5.08 X 10^{-4} (0.020 inch) thick copper thermal plane. The $\theta_{\rm JC}$ of the part is 50° C/W.

1. From Figure A14-2,
$$\Delta T_{CE} = 57^{\circ}C$$
 for L/W = 2

Actual L/W =
$$\frac{0.152 \text{ m}}{0.102 \text{ m}}$$
 = 1.49, so

Corrected
$$\Delta T_{CE} = (0.5) (1.49) (57^{\circ}C) = 42.5^{\circ}C$$

2.
$$\theta_{\text{CB}} = \frac{7.6 \text{ X } 10^{-5} \text{m}}{(0.25 \text{ W/m}^{\circ}\text{C}) (0.00635 \text{m}) (0.00953 \text{ m})} = 5.03^{\circ}\text{C/W}$$

3. From Note 2 in Figure A14-2

$$T_{J} = T_{A} + \frac{0.03Q_{T}}{m_{a}} + \Delta T_{CE} + Q_{T} (0.0761 \text{ W} + 0.25) + Q_{P} (\theta_{JC} + \theta_{CB})$$

$$= 45 + \frac{0.03 (20)}{1.8} 42.5 + 20 \left(\frac{0.0761}{0.102} + 0.25 \right) + 0.25 (50 + 5.03)$$

$$T_{JJ} = 122^{\circ}C$$

Example 2: Air Impingement, Card Mounted Cooling

Estimate the junction temperature of a part dissipating 0.25 W and mounted on a circuit board cooled by impingement with ambient air at 40 °C and a velocity of 15 m/s. The circuit board, whose dimensions are 0.102 X 0.152 m, has a total power dissipation of 20 W. The part, whose mounting base is 0.00635 X 0.00953 m, is attached to the board with a 7.61 X 10^{-5} m (3 mils) thick bonding compound whose thermal conductivity (k) is 0.25 W/m-°C. The junction-to-case thermal resistance ($\theta_{\rm JC}$) of the part is 50°C/W.

1. Compute the card heat flux density (see Note 3 in Figure A14-3):

$$\frac{20 \text{ W}}{2 (0.102 \text{ m}) (0.152 \text{ m})} = 645 \text{ W/m}^2$$

2. From Figure A14-3: $\Delta T_{BA} = 17^{\circ}C$

3.
$$\theta_{\text{CB}} = \frac{7.61 \times 10^{-5} \text{ m}}{(0.25 \text{W/m}^{\circ}\text{C}) (0.00635 \text{ m}) (0.00953 \text{ m})} = 5.03^{\circ}\text{C/W}$$

4. From Note 1 in Figure A14-3

$$T_J = T_A + \Delta T_{BA} + (\theta_{JC} + \theta_{CB}) Q_P = 40 + 17 + (50 + 5.03) 0.25$$

 $T_J = 71^{\circ}C$

Topic A15: Sneak Circuit Analysis

Electronics that operate within their specifications are still vulnerable to critical failures. Hidden within the complexity of electronic designs are conditions that slip past standard stress tests. These conditions are known as sneak circuits.

Definitions

- Sneak Circuit: A condition which causes the occurrence of an unwanted function or inhibits a desired function even though all components function properly.
- Sneak Paths: Unintended electrical paths within a circuit and its external interfaces.
- Sneak Timing: Unexpected interruption or enabling of a signal due to switch circuit timing problems.
- Sneak Indications: Undesired activation or de-activation of an indicator.
- Sneak Labels: Incorrect or ambiguous labeling of a switch.
- Sneak Clue: Design rule applied to a circuit pattern to identify design inconsistencies.

Cause of Sneaks

- · Complex designs with many interfaces
- · Flaws unknowingly designed into equipment
- · Switching and timing requirements
- Incomplete analyses and test

Why Do Sneak Analysis?

- Method for detecting hidden failures
- Verification of interface switching and timing requirements
- Improves system/unit reliability

Where are Sneak Circuits?

- Electrical power systems
- Switching circuits
- Distribution and control systems
- · Software control functions
- Interface configurations

Table A15-1: Typical Clue Statements

Clue	Sneak	Impact
Fanout Exceeded	Design Concern	Unpredictable Outputs
Unterminated CMOS Input	Design Concern	Device Damage
Large Time Constant	Sneak Timing	Unpredictable Switching Times
Uncommitted Open Collector Output	Design Concern	False Unstable Logic

Performing Sneak Analysis

- Time to complete analysis: An average Sneak Circuit Analysis (SCA) is a lengthy process that requires several months to complete. Redrawing the electronics of a system into hundreds of topographical patterns and checking each one against a multitude of sneak clues is a time consuming task.
- Cost of analysis: SCA specialists will be required due to the need for proprietary sneak clues. Their cost of analysis is based on part count and design complexity. Outside specialists, not familiar with the design, will require extra time and money to complete a detailed analysis of the functions and operation of a design. This learning curve cost is in addition to the cost of analysis.
- Availability of results: A manual SCA requires preproduction level drawings to prevent late design changes from inserting new sneaks into the system after performing the analysis. Extra time must be available to review the results or taking the necessary corrective action will require hardware rework, recall, or redesign rather than drawing changes.

For More Information

To perform a manual analysis, many independent contractors are available for contracts. If in-house work is contemplated, RADC-TR-89-223, "Sneak Circuit Analysis for the Common Man," is recommended as a guide. Automated tools are available including the Rome Laboratory prototype called SCAT (Sneak Circuit Analysis Tool). A new Rome Laboratory tool, Sneak Circuit Analysis Rome Laboratory Engineering Tool (SCARLET), is in development for future use.

Example: Subsystem Sneak Circuit Reverse Current Operation

Figure A15-1a shows the original circuit which was designed to prevent routine opening of the cargo door unless the aircraft was on the ground with the gear down and locked. The secondary switch permits emergency operation of the door when the gear is not down. Figure A15-1b shows the network tree diagram which indicates the existence of a sneak path. If the emergency and normal door open switches are both closed, the gear will be inadvertently lowered. The solution to the problem is the addition of a diode to prevent reverse current flow as shown in Figure A15-1c.




Figure A15-1: Sneak Circuit Example

Topic A16: Dormant Analysis

In the past, analysis techniques for determining reliability estimates for dormant or storage conditions relied on rules of thumb such as "the failure rate will be reduced by a ten to one factor" or "the failure rate expected is zero." A more realistic estimate, based on part count failure results, can be calculated by applying the conversion factors shown in Table A16-1. The factors convert active failure rates by part type to passive or dormant conditions for seven scenarios. For example, to convert the reliability of an active airborne receiver to a captive carry dormant condition, determine the number of components by type, then multiply each by the respective active failure rate obtained from handbook data, field data, or vendor estimates. The total active failure rate for each type is converted using the conversion factors of Table A16-1. The dormant estimate of reliability for the receiver is determined by summing the part results.

Example: Aircraft Receiver Airborne Active Failure Rate to Captive Carry Passive Failure Rate

<u> </u>				Conversion	
Device	Qty.	λΑ	λŢ	Factor	λр
IC	25	0.06	1.50	.06	.090
Diode	50	0.001	0.05	.05	.003
Transistor	25	0.002	0.05	.06	.003
Resistor	100	0.002	0.20	.06	.012
Capacitor	100	800.0	0.80	.10	.080
Switch	25	0.02	0.50	.20	.100
Relay	10	0.40	4.00	.20	.800
Transformer	2	0.05	0.10	.20	.020
Connector	3	1.00	3.00	.005	.015
PCB	1	0.70	0.70	.02	.014
TOTALS			10.9		1.137

λ_A = Part (Active) Failure Rate (Failures per Million Hours)

 λT = Total Part (Active) Failure Rate (Failures per Million Hours)

λp = Part (Passive) (Dormant) Failure Rate (Failures per Million Hours)

Mean-Time-Between-Failure (Active) = 92,000 hours

Mean-Time-Between-Failure (Passive) = 880,000 hours

Table A16-1: Dormant Conversion Factors (Multiply Active Failure Rate by)

+ + c c	Ground Active To Ground	Airborne Active To Airborne	Airborne Active To Ground	Naval Active To Naval	Naval Active To Ground	Space Active To Space	Space Active To Ground
Integrated Circuits	80.	.06	.04	90.	.05	10	30
Diodes	.04	.05	.01	.04	.03	.20	.80
Transistors	.05	90.	.02	.05	.03	.20	1.00
Capacitors	.10	.10	.03	.10	.04	.20	.40
Resistors	.20	90.	.03	.10	90.	.50	1.00
Switches	.40	.20	.10	.40	.20	.80	1.00
Relays	.20	.20	.04	.30	90.	.40	06.
Connectors	.005	.005	.003	900.	.003	.02	.03
Circuit Boards	.04	.02	.01	.03	.01	80.	.20
Transformers	.20	.20	.20	.30	.30	.50	1.00

Topic A17: Software Reliability Prediction and Growth

Software failures arise from a population of software faults. A software fault (often called a "bug") is a missing, extra, or defective code that has caused or can potentially cause a failure. Every time a fault is traversed during execution, a failure does not necessarily ensue; it depends on the machine state (values of intermediate variables). The failure rate of a piece of software is a function of the number and location of faults in the code, how fast the program is being executed, and the operational profile. While most repair activity is imperfect, the hoped-for and generally observed result is that the times between failures tend to grow longer and longer as the process of testing and fault correction goes on. A software reliability growth model mathematically summarizes a set of assumptions about the phenomenon of software failure. The model provides a general form for the failure rate as a function of time and contains parameters that are determined either by prediction or estimation.

The following software reliability prediction and growth models are extracted from Rome Laboratory Technical Report RL-TR-92-15, "Reliability Techniques For Combined Hardware and Software Systems." These models can be used to estimate the reliability of initially released software along with the reliability improvement which can be expected during debugging.

Initial Software Failure Rate

$$\lambda_0 = \frac{r_i K W_0}{l}$$
 failures per CPU second

where

ri = host processor speed (instructions/sec)

K = fault exposure ratio which is a function of program data dependency and structure (default = 4.2×10^{-7})

W₀ = estimate of the total number of faults in the initial program (default = 6 faults/1000 lines of code)

 number of object instructions which is determined by number of source lines of code times the expansion ratio

Programming Language	Expansion Ratio
Assembler	1
Macro Assembler	1.5
С	2.5
COBOL	3
FORTRAN	3
JOVIAL	3
Ada	4.5

Software Reliability Growth

$$\lambda(t) = \lambda_0 e^{-[\beta t]}$$

where

software failure rate at time t (in CPU time) λ(t)

λο initial software failure rate CPU execution time (seconds) t

decrease in failure rate per failure occurrence β

 $B\frac{\lambda_0}{W_0}$ β

fault reduction factor (default = .955) initial number of faults in the software program per 1,000 lines of code

Example 1: Estimate the initial software failure rate and the failure rate after 40,000 seconds of CPU execution time for a 20,000 line Ada program:

> 2 MIPS = 2,000,000 instructions/sec rj

4.2 x 10⁻⁷ Κ

Wo (6 faults/1000 lines of code) (20,000 lines of code) = 120 Faults

ı (20,000 source lines of code) (4.5) = 90,000 instructions

(2,000,000 inst./sec) (4.2 x 10-7) (120 faults) λο 90,000 inst.

.00112 failures/CPU second λο

$$\beta = B \frac{\lambda_0}{W_0} = (.955) (\frac{.00112 \text{ failures/sec}}{120 \text{ faults}})$$

= 8.91 x 10^{-6} failures/sec

.00112 e⁻[(8.91 x 10⁻⁶ failures/sec) (40,000 sec)] λ (40,000) =

.000784 failures/CPU second λ (40,000) =

Section T Testing

Contents

T1	ESS Process	129
T 2	ESS Placement	130
Т3	Typical ESS Profile	131
T 4	RGT and RQT Application	133
Т5	Reliability Demonstration Plan Selection	134
Т6	Maintainability Demonstration Plan Selection	136
T7	Testability Demonstration Plan Selection	137
T 8	FRACAS (Failure Reporting and Corrective Action System)	138
Т9	Reliability Demonstration Test Plan Checklist	140
T10	Reliability Test Procedure Checklist	144
T11	Maintainability Demonstration Plan and Procedure Checklist	145
T12	R&M Test Participation Criteria	146
T13	R&M Demonstration Checklist	147
T14	Design of Experiments	148
T15	Accelerated Life Testing	153
T16	Time Stress Measurement	159

Insight

A well tailored reliability and maintainability program contains several forms of testing. Depending on the program constraints, a program should be invoked to mature the designed in reliability as well as to determine whether the contract quantitative reliability and maintainability requirements have been achieved prior to a commitment to production. All forms of testing (Environmental Stress Screening (ESS), Reliability Growth, Reliability Demonstration) must be tailored to fit specific program constraints. Test plans and procedures must be evaluated to ensure proper test implementation. Test participation depends on the program situation but test reports must be carefully evaluated by the government.

For More Information

MIL-STD-471	"Maintainability Verification/Demonstration /Evaluation"
MIL-STD-781	"Reliability Testing for Engineering Development, Qualification and Production"
MIL-HDBK-781	"Reliability Test Methods, Plans, and Environments for Engineering Development, Qualification, and Production"
DoD-HDBK-344	"Environmental Stress Screening of Electronic Equipment"
MIL-HDBK-189	"Reliability Growth Management"
RADC-TR-86-241	"Built-In-Test Verification Techniques"
RADC-TR-89-160	"Environmental Extreme Recorder
RADC-TR-89-299	"Reliability & Maintainability Operational Parameter Translation II
RADC-TR-90-269	"Quantitative Reliability Growth Factors for ESS"
RL-TR-91-300	"Evaluation of Quantitative Environmental Stress Screening (ESS) Methods"

Topic T1: ESS Process

Environmental Stress Screening (ESS) has been the subject of many recent studies. Determination of the optimum screens for a particular product, built by a particular manufacturer, at a given time is an iterative process. Procedures for planning for and controlling the screening process are contained in DOD-HDBK-344 (USAF), "Environmental Stress Screening of Electronic Equipment." The process can be depicted as shown below:




Figure T1-1: ESS Process

Topic T2: ESS Placement

Level of Assembly	Advantages	Disadvantages
Assembly	Cost per flaw precipitated is lowest (unpowered screens)	 Test detection efficiency is relatively low
	Small size permits batch screening	 Test equipment cost for powered screens is high
	 Low thermal mass allows high rates of temperature change 	
	 Temperature range greater than operating range allowable 	
Unit	 Relatively easy to power and monitor performance during screen 	 Thermal mass precludes high rates of change or requires costly facilities
	 Higher test detection efficiency than assembly level 	 Cost per flaw significantly higher than assembly level
	Assembly interconnections (e.g., wiring backplane) are screened	Temperature range reduced from assembly level
System	All potential sources of flaws are screened	Difficult and costly to test at temperature extremes
	Unit interoperability flaws detected	Mass precludes use of effective vibration screens or makes use costly
	 High test detection efficiency 	Cost per flaw is highest

Topic T3: Typical ESS Profile

Screen Type, Parameter and Conditions	Assemblies (Printed Wiring Assemblies) (SRU)*	Equipment or Unit (LRU/LRM)*	
Thermal Cycling Screen Temperature Range (Minimum) (See Note 1)	From - 50°C to + 75°C	From -40°C to +71°C	
Temperature Rate of Change (Minimum) (See Notes 1 & 2)	20°C/Minute	15°C/Minute	
Temperature Dwell Duration (See Note 3)	Until Stabilization	Until Stabilization	
Temperature Cycles	20 to 40	12 to 20	
Power On/Equipment Operating	No	(See Note 5)	
Equipment Monitoring	No	(See Note 6)	
Electrical Testing After Screen	Yes (At Ambient Temperature)	Yes (At Ambient Temperature)	
Random Vibration (See Notes 7 and 8)			
Acceleration Level	6 Grms	6 G rms	
Frequency Limits	20 - 2000 Hz	20 - 2000 Hz	
Axes Stimulated Serially or Concurrently	3	3 (See Note 9)	
Duration of Vibration (Minimum) • Axes stimulated serially • Axes stimulated concurrently	10 Minutes/Axis 10 Minutes	10 Minutes/Axis 10 Minutes	
Power On/Off	Off	On (See Note 5)	
Equipment Monitoring	No	Yes (See Note 6)	

Piece Parts: Begin the manufacturing and repair process with 100 defects per million or less (See Note 10).

*LRM - Line Replaceable Module

^{*}SRU - Shop Replaceable Unit *LRU - Line Replaceable Unit

Notes:

- All temperature parameters pertain to agreed upon selected sample points inside the unit being screened, not chamber air temperature.
- Rapid transfers of the equipment between one chamber at maximum temperature and another chamber at minimum temperature are acceptable. SRU temperature rates of change may be reduced if equipment damage will occur at 20°C/minute.
- The temperature has stabilized when the temperature of the part of the test item considered to have the longest thermal lag is changing no more than 2°C per hour.
- A minimum of 5 thermal cycles must be completed after the random vibration screen.
 Random vibration frequently induces incipient failures.
- 5. Shall occur during the low to high temperature excursion of the chamber and during vibration. When operating, equipment shall be at maximum power loading. Power will be OFF on the high to low temperature excursion until stabilized at the low temperature. Power will be turned ON and OFF a minimum of three times at temperature extremes on each cycle.
- 6. Instantaneous go/no-go performance monitoring during the stress screen is essential to identify intermittent failures when power is on.
- Specific level may be tailored to individual hardware specimen based on vibration response survey and operational requirements.
- 8. When random vibration is applied at the equipment level, random vibration is not required at the subassembly level. However, subassemblies purchased as spares are required to undergo the same random vibration required for the equipment level. An "LRU mock-up" or equivalent approach is acceptable.
- 9. One axis will be perpendicular to plane of the circuit board(s)/LRM(s).
- The Air Force or its designated contractor may audit part defective rates at its discretion. The test procedure will include thermal cycling as outlined below. Sample sizes and test requirements are included in the "Stress Screening Military Handbook," DOD-HDBK-344.

Minimum Temperature Range From - 54°C to + 100°C

Minimum Temperature Rate of Change The total transfer time from hot-to-cold or cold-

to-hot shall not exceed one minute. The working zone recovery time shall be five minutes maximum after introduction of the load from either extreme in accordance with MIL-

STD-883D.

Temperature Dwell Until Stabilization (See Note 3)

Minimum Temperature Cycles 25
Power On/Equipment Monitoring No

Electrical Testing After Screen Yes (At high and low temperatures)

Topic T4: RGT and RQT Application

The Reliability Qualification Test (RQT) is an "accounting task" used to measure the reliability of a fixed design configuration. It has the benefit of holding the contractor accountable some day down the road from his initial design process. As such, he is encouraged to seriously carry out the other design related reliability tasks. The Reliability Growth Test (RGT) is an "engineering task" designed to improve the design reliability. It recognizes that the drawing board design of a complex system cannot be perfect from a reliability point of view and allocates the necessary time to fine tune the design by finding problems and designing them out. Monitoring, tracking and assessing the resulting data gives insight into the efficiency of the process and provides nonreliability persons with a tool for evaluating the development's reliability status and for reallocating resources when necessary. The forms of testing serve very different purposes and complement each other in development of systems and equipments. An RGT is not a substitute for an RQT, or other reliability design tasks.

Table T4-1: RGT and RQT Applicability as a Function of System/Program Constraints

01	D-11-	Lillian Onemak Tool	Reliability Qualification Test			
System/Program Parameter	Apply	bility Growth Test Consider Don't Apply	Apply	Consider Don't Apply		
Challenge to state-of- the-art	Х		Х			
Severe use environment	Х		X			
One-of-a-kind system		X		X		
High quantities to be produced	Х		X			
Benign use environment		X		X		
Critical mission	X		X			
Design flexibility exists	X		X			
No design flexibility		X		X		
Time limitations		X		X		
Funding limitations		X		X		
Very high MTBF system		X		X		

134

	Program Constraints						_
Test Characteristics	Previous Testing Performed	Calendar Time Required	Number of Equipments Available	Test Facility Limitations	Level of Required MTBF	Desired Confidence in Results	Notes
est Type (Fixed or equential)		Time is known with fixed. Time is unknown with sequential.				Fixed gives demonstrated MTBF to desired confidence. Sequential is test of hypothesis.	 Sequential will accept/reject very high MTBFs and very low MTBFs more quickly. Fixed are better for estimates of true MTBF. Sequential tests have undetermined test lengths (maximum length must be planned for).
Fest Plan Risks Consumer & Producer) 1 - Consumer risk = confidence)	Lower confidence test acceptable	High confidence makes test longer	Multiple equipment requires less calendar time (Allows higher confidence test).	Can limit confidence by limiting number of equipments on test.	High MTBFs force higher risk tests. Some high MTBFs are impractical to demon- strate	High confidence requires longer test time which can be limited by calendar time, number of equipments & facilities	 The higher the desired confidence (lower risk) the longer the test. Usual range: 30% = high risk 10% = low risk Consumer's risk = probability of accepting equipment with true MTBF = θ₁ (unacceptable). Producer's risk = probability of rejecting equipment with true MTBF = θ₀ (acceptable)

		_					
Test Characteristics	Previous Testing Performed	Calendar Time Required	Number of Equipments Available	Test Facility Limitations	Level of Required MTBF	Desired Confidence in Results	Notes
Discrimination Ratio (D.R.) (θ ₀ /θ ₁)	May justify using higher D.R.	Lower D.R. requires more test time	More equipments will allow lower D.R.	Facilities may limit test to high D.R.	High MTBFs may force high D.R.		 The larger the θ₀/θ₁ ratio the shorter the test. θ₀ (upper test MTBF) - MTBFs approaching θ₀ wibe accepted with high probability. θ₁ (lower test MTBF) - MTBFs approaching θ₁ wibe rejected with high probability.
Notes	Significant previous testing may allow lower confidence test to be chosen	Can be compensated for by more equipments (if facilities available)	more calendar time	Real constraint if environment severe. Can limit number of test articles (increase calendar time)	Some high MTBFs are impractical to demon- strate unless multiple equipments can be tested	Mission criticality is the driver Previous testing such as RGT may lower the confidence required by RQT	

Note: See Appendix 5 for Summary of MIL-HDBK-781 Test Plans.

Topic T6: Maintainability Demonstration Plan Selection

	Program Constraints								
Test Characteristic	Calendar Time Required	Number of Equipments Available	Test Facility Limitations	Level of Maintainability Required	Desired Confidence in Results				
Fixed sample size or sequential type tests	Much less than that required for reliability demo. Time required is proportional to sample size number. Sample size may vary depending on program.	No effect on sample size number.		No effect on sample size number.	Fixed sample size test gives demonstrated maintainability to desired confidence. Sequential is test of hypothesis.				
Test plan risks (consumer and producer) (1 - consumer risk = confidence) Risks can be tailored to program	Lower producer and consumer risks require larger sample sizes than higher risks.		Must have ability to simulate operational maintenance environment, scenario, skills, levels available.	No effect on sample size number.	Higher confidence levels require more samples than lower confidence levels.				

Note: Demonstration facility must have capacity for insertion of simulated faults.

Topic T7: Testability Demonstration Plan Selection

		Program Constraints									
Test Characteristic	Calendar Time Required	Number of Equipments Available	Test Facility Limitations	Desired Confidence In Results							
Fixed sample size type tests	Calendar time much less than that required for reliability demonstration. Time required is proportional to sample size. May vary depending on program.	No effect on sample size number.	Same as that required for maintainability demonstration.	Provides for producer's risks of 10%. Provides consumer assurance that designs with significant deviations from specified values will be rejected.							
Preset Risks (consumer and producer) (1 - consumer risk = confidence)	Risks inversely proportional to sample size used.										

Notes:

- 1. Sample size dependent on total number of sample maintenance tasks selected as per paragraph A.10.4 of MIL-STD-471A.
- 2. Demonstration facility must have capability for insertion of simulated faults.

Topic T8: FRACAS (Failure Reporting and Corrective Action System)

Early elimination of failure trends is a major contributor to reliability growth and attaining the needed operational reliability. To be effective, a closed loop coordinated process must be implemented by the system/equipment contractor. A description of the major events and the participant's actions is shown below.

Event	Functions	Actions
Failure or Malfunction	Operators:	 Identify a problem, call for maintenance, annotate the incident.
\	Maintenance:	Corrects the problem, logs the failure.
	Quality:	Inspects the correction.
Failure Report	Maintenance:	 Generates the failure report with supporting data (time, place, equipment, item, etc.)
Detalogradi	Quality:	 Insures completeness and assigns a travel tag for the failed item for audit control.
Data Logged	R&M:	 Log all the failure reports, validate the failures and forms, classify the failures (inherent, induced, false alarm).
Failure Review	R&M:	Determine failure trends (i.e., several failures of the same or similar part).
Failure Analysis	Design:	 Review operating procedures for error.
T dilato / ilidiyolo	R&M:	 Decide which parts will be destructively analyzed.
Failure Correction	Physics of Failure:	 Perform failure analysis to determine the cause of failure (i.e., part or external).
Tandro Gorrection	Quality:	 Inspect incoming test data for the part.
\	Design:	Redesign hardware, if necessary.
Post Poto Povious	Vendor:	New part or new test procedure.
Post Data Review	Quality:	 Evaluate incoming test procedures, inspect redesigned hardware.
	R&M:	Close the loop by collecting and evaluating post test data for reoccurrence of the failure.

Figure T8-1: Failure Reporting System Flow Diagram

Table T8-1: FRACAS Evaluation Checklist

Topic	Items to Be Addressed
General	Closed loop (i.e., reported, analyzed, corrected and verified)
	Responsibility assigned for each step
	Overall control by one group or function
	Audit trail capability
	Travel tags for all failed items
	Fast turn-around for analysis
Failure Report	Clear description of each event
	Surrounding conditions noted
	Operating time indicated
	Maintenance repair times calculated
	Built-in-test indications stated
Failure Analysis	Perform if three or more identical or similar parts fail
	Perform if unit reliability is less than half of predicted
	 Results should indicate: overstress condition, manufacturing defect, adverse environmental condition, maintenance induced or wearout failure mode
Failure Data	Collated by week and month by unit
	Compared to allocated values
	Reliability growth tracked
	Problems indicated and tracked
	Correction data collected for verification

Topic T9: Reliability Demonstration Test Plan Checklist*

Topic	Items to Be Addressed
Purpose and Scope	Statement of overall test objectives
•	General description of all tests to be performed
Reference Documents	List all applicable reference documents
Test Facilities	Description of test item configuration
	Sketches of system layout during testing
	Serial numbers of units to be tested
	General description of test facility
	Test safety features
	Identification of test location
	General description of failure analysis facility
	Security of test area
	Security of test equipment and records
	Test safety provisions
Test Requirements	Pre-reliability environmental stress screening (ESS)
	Test length
	Number of units to be tested
	Number of allowable failures
	 Description of MIL-HDBK-781 test plan showing accept, reject and continue test requirements
	List of government furnished equipment
	List and schedule of test reports to be issued
Test Schedule	Start date (approximate)
	Finish date (approximate)
	Test program review schedule
	Number of test hours per day
	Number of test days per week
Test Conditions	Description of thermal cycle
	Description of thermal survey
	Description of vibration survey
	Description of unit under test mounting method
	Description of test chamber capabilities
	List of all limited life items and their expected life

Topic	Items to Be Addressed
Test Conditions (cont'd)	Description of all preventive maintenance tasks and their frequency
	Description of unit under test calibration requirements
	Description of unit under test duty cycle
	 General description of unit under test operating modes and exercising method
Test Monitoring	Description of test software and software verification method
	 List of all units under test functions to be monitored and monitoring method
	 List of all test equipment parameters to be monitored and monitoring method
	Method and frequency of recording all monitored parameters
Test Participation	Description of all contractor functions
	Description of all contractor responsibilities
	 Description of all government responsibilities
	Description of test management structure
Failure Definitions	The following types of failures should be defined as <i>relevant</i> in the test plan:
	Design defects
	Manufacturing defects
	 Physical or functional degradation below specification limits
	Intermittent or transient failures
	 Failures of limited life parts which occur before the specified life of the part
	Failures which cannot be attributed to a specific cause
	Failure of built-in-test (BIT)
	The following types of failures should be defined as <i>nonrelevant</i> in the test plan:
	Failures resulting from improper installation or handling
	 Failure of instrumentation or monitoring equipment which is external to equipment under test
	 Failures resulting from overstress beyond specification limits due to a test facility fault
	Failures resulting from procedural error by technicians
	Failures induced by repair actions
	 A secondary failure which is the direct result of a failure of another part within the system.

Topic

Items to Be Addressed

Test Ground Rules

The following test ground rules should be stated in the test plan:

- Transient Failures Each transient or intermittent failure is to be counted as relevant. If several intermittent or transient failures can be directly attributed to a single hardware or software malfunction which is corrected and verified during the test, then only a single failure will be counted as relevant.
- Classification of Failures All failures occurring during reliability testing, after contractor failure analysis, shall be classified as either relevant or nonrelevant. Based on the failure analysis, the contractor shall justify the failure as relevant or nonrelevant to the satisfaction of the procuring activity.
- Pattern Failure A pattern failure is defined as three or more relevant failures of the same part in identical or equivalent applications whose 95th percentile lower confidence limit failure rate exceeds that predicted.
- Malfunctions Observed During Test Set Up, Troubleshooting or Repair Verification - Malfunctions occurring during test set up, troubleshooting or repair verification tests shall not be considered as reliability test failures; however, such malfunctions shall be recorded and analyzed by the contractor to determine the cause of malfunctions and to identify possible design or part deficiencies.
- Test Time Accumulation Only the time accumulated during
 the equipment power "on" portion of the test cycle shall be
 considered as test time, provided that all functions are
 operating as required. Operating time accumulated outside
 the operational cycles such as during tests performed to
 check out the setup or to verify repairs shall not be counted.
 Also, time accumulated during degraded modes of operation
 shall not be counted.
- · Design Changes to the Equipment:
 - After test reject decision—With procuring activity approval, the equipment may be redesigned and retested from time zero.
 - Major design change prior to test reject—The contractor may stop the test for purposes of correcting a major problem. The test will restart from time zero after the design change has been made.
 - Minor design change prior to test reject—With procuring activity approval, the test may be halted for the purpose of making a minor design change. Test time will resume from the point at which it was stopped and the design change shall have no effect on the classification of previous failures. Minor changes made as a result of other testing may be incorporated, with procuring activity approval, without declaring a failure of the equipment under test.

Topic

Items to Be Addressed

Test Ground Rules (cont'd)

Failure Categorization - In order to clearly evaluate test results and identify problem areas, failure causes will be categorized as: (1) deficient system design, (2) deficient system quality control, and (3) deficient part design or quality.

Test Logs

The following types of test logs should be described in the test plan:

- Equipment Data Sheets used to record the exact values of all parameters measured during functional testing of the equipment.
- Test Log a comprehensive narrative record of the required test events. All names and serial numbers of the equipments to be tested shall be listed before start of the test. An entry shall be made in the test log each time a check is made on the equipment under test, including data, time, elapsed time, and result (e.g., pass/malfunction indication/failure or etc.). An entry shall be made in the log whenever a check is made of the test facilities or equipments (such as accelerometers, thermocouples, input power, self-test, etc.). In the event of a failure or malfunction indication, all pertinent data, such as test conditions, facility conditions, test parameters and failure indicators, will be recorded. The actions taken to isolate and correct the failure shall also be recorded. Whenever engineering changes, or equipment changes are implemented, an entry shall be made in the log.
- Failure Summary Record the failure summary record must chronologically list all failures that occur during the test. This record must contain all the information needed to reach an accept or reject decision for the test. Each failure must be described and all failure analysis data must be provided.
- Failure Report for each failure that occurs, a failure report must be initiated. The report should contain the unit that failed, serial number, time, data, symptoms of failure and part or parts that failed.

^{*}Most of these contents also apply to reliability growth testing.

Topic T10: Reliability Test Procedure Checklist

Topic	Items to Be Addressed
Equipment Operation	A general description of the equipment under test and its operation must be provided.
On/Off Cycle	Specific on/off times for each subsystem must be described.
Operation Modes	Specific times of operation for each system/subsystem mode must be described.
Exercising Methods	Methods of exercising all system/subsystem operation modes must be described. (Note: The system should be exercised continuously, not just power on).
Performance Verification Procedure	Step by step test procedures must be provided which fully describe how and when each performance parameter will be measured. Acceptable and unacceptable limits of each measured parameter should also be specified. All failure and out-of-tolerance indicators must be described and their location defined. Programmable alarm thresholds must be specified.
Failure Event Procedure	Step by step procedures must describe specific actions to be taken in the event of a trouble indication.
Adjustments and Preventive Maintenance	Step by step procedures must be provided which fully describe how and when all adjustments and preventive maintenance actions will be performed.

Topic T11: Maintainability Demonstration Plan and Procedure Checklist

Tonio	Items to Be Addressed
Topic	
Purpose and Scope	 Statement of general test objectives General description of test to be performed
Reference Documents	List of all applicable reference documents
Test Facilities	 Description of test item configuration Sketches of system layout during testing Serial numbers of units to be tested General description of site and test facility Description of all software and test equipment
Test Requirements	 Description of MIL-STD-471 test plan requirements Method of generating candidate fault list Method of selecting and injecting faults from candidate list List of government furnished equipment List and schedule of test reports to be issued Levels of maintenance to be demonstrated Spares and other support material requirements
Test Schedule	Start and finish dates (approximate)Test program review schedule
Test Conditions	 Description of environmental conditions under which test will be performed Modes of equipment operation during testing
Test Monitoring	 Method of monitoring and recording test results
Test Participation	Test team members and assignmentsTest decision making authority
Test Ground Rules with Respect to	 Instrumentation failures Maintenance due to secondary failures Technical manual usage and adequacy Maintenance inspection, time limits and skill level
Testability Demonstration	 Repair levels for which requirements will be demonstrated Built-in-test requirements to be demonstrated External tester requirements to be demonstrated Evaluation method for making pass/fail decision Performance of FMEA prior to test start Method of selecting and simulating candidate faults Acceptable levels of ambiguity at each repair level

Topic T12: Reliability and Maintainability Test Participation Criteria

Degree of Participation Depends On:

- · Availability of program resources to support on-site personnel
- How important R&M are to program success
- Availability and capability of other government on-site personnel

Test Preliminaries

- · All test plans and procedures must be approved
- Agreements must be made among government personnel with respect to covering the test and incident reporting procedures
- Units under test and test equipment including serial numbers should be documented
- Working fire alarms, heat sensors and overvoltage alarms should be used
- Trial survey runs should be made per the approved test plan

Test Conduct

- Approved test plans and procedures must be available and strictly adhered to
- · Equipment must not be tampered with
- Test logs must be accurately and comprehensively maintained
- Appropriate government personnel must be kept informed
- Only authorized personnel should be allowed in area (a list should be posted)
- Test logs, data sheets, and failure reports should be readily available for government review
- Units under test should be sealed to prevent tampering or unauthorized repair
- A schedule of inspections and visits should be maintained
- No repairs or replacements should be made without a government witness
- Government representatives must take part in failure review process
- · Failed items should have "travel tags" on them
- Technical orders should be used for repair if available

Topic T13: Reliability and Maintainability Demonstration Reports Checklist

- Identification and description of equipment/system tested
- Demonstration objectives and requirements
 - Test Plans, Risks and Times
 - Test Deviations and Risk Assessment
- **Test Facilities**

Test Conditions

- **Data Analysis Techniques**
 - Statistical Equations
- Accept/Reject Criteria
- Test Results (Summarized)

Reliability

- **Test Hours**
- Number of Failures/Incidents
- Classification of Failures
- **Data Analysis Calculations**
- Application of Accept/Reject Criteria
- Failure Trends/Design and Process Deficiencies
- Status of Problem Corrections

Maintainability

- Maintenance Tasks Planned and Selected
- Task Selection Method
- Personnel Qualifications Performing Tasks
- Documentation Used During Maintenance
- Measured Repair Times
- Data Analysis Calculations
- Application of Accept/Reject Criteria
- Discussion of Deficiencies Identified

Testability

- Summary data for each item involved in testability demonstration including original plans, summarized results and any corrective action taken.
- Recommended action to be taken to remedy testability deficiencies or improve the level of testability achievable through prime equipment engineering changes, ATE improvements and/or test program set improvements.

Data

- Test Logs and Failure Reports
- Failure Analysis Results

Topic T14: Design of Experiments

Design of Experiments is a very efficient, statistically based method of systematically studying the effects of experimental factors on response variables of interest. The efficiency is achieved through greatly reduced test time because the effects of varying multiple input factors at once can be systematically studied. The technique can be applied to a wide variety of product design, process design, and test and evaluation situations. Many books have been written on various experimental design strategies which cannot possibly be addressed in these few pages. It is the intent of this section only to give the reader a brief introduction to Design of Experiments by providing a single numerical example of what is called a fractional factorial design. Some other competing design strategies, each with their own strengths or weaknesses, include Full Factorial, Plackett-Burman, Box-Burman, and Taguchi.

Improved levels of reliability can be achieved through the use of Design of Experiments. Design of Experiments allows the experimenter to examine and quantify the main effects and interactions of factors acting on reliability. Once identified, the main factors affecting reliability (some of which may be uncontrollable, such as weather) can be dealt with systematically and scientifically. Their adverse effects on the system design can be minimized, thereby meeting performance specifications while remaining insensitive to uncontrollable factors. The following example illustrates the general procedure and usefulness of Design of Experiments. The example is broken down into a series of steps which illustrate the general procedure of designing experiments.

Example: Fractional Factorial Design

An integrated circuit manufacturer desired to maximize the bond strength of a die mounted on an insulated substrate since it was determined that bonding strength problems were resulting in many field failures. A designed experiment was conducted to maximize bonding strength.

Step 1 - Determine Factors: It isn't always obvious which factors are important. A good way to select factors is through organized "brainstorming". Ishikawa charts (see Introduction) are helpful in organizing cause and effect related data. For our example, a brainstorming session was conducted and four factors were identified as affecting bonding strength: (1) epoxy type, (2) substrate material, (3) bake time, and (4) substrate thickness.

Step 2 - Select Test Settings: Often, as with this example, high and low settings are selected. This is referred to as a two-level experiment. (Design of Experiments techniques are often used for more than two-level experiments.) The four factors and their associated high and low settings for the example are shown in Table T14-1. The selection of high and low settings is arbitrary (e.g. Au Eutectic could be "+" and Silver could be "-").

Table T14-1: Factors and Settings

Factor	Levels				
	Low (-)	High (+)			
A. Epoxy Type	Au Eutectic	Silver			
B. Substrate Material	Alumina	Beryllium Oxide			
C. Bake Time (at 90°C)	90 Min	120 Min			
D. Substrate Thickness	.025 in	.05 in			

Step 3 - Set Up An Appropriate Design Matrix: For our example, to investigate all possible combinations of four factors at two levels (high and low) each would require 16 (i.e., 2⁴) experimental runs. This type of experiment is referred to as a full factorial. The integrated circuit manufacturer decided to use a one half replicate fractional factorial with eight runs. This decision was made in order to conserve time and resources. The resulting design matrix is shown in Table T14-2. The Table T14-2 "+, -" matrix pattern is developed utilizing a commonly known Design of Experiments method called Yates algorithm. The test runs are randomized to minimize the possibility of outside effects contaminating the data. For example, if the tests were conducted over several days in a room where the temperature changed slightly, randomizing the various test trials would tend to minimize the effects of room temperature on the experimental results. The matrix is orthogonal which means that it has the correct balancing properties necessary for each factor's effect to be studied statistically independent from the rest. Procedures for setting up orthogonal matrices can be found in any of the references cited.

Step 4 - Run The Tests: The tests are run randomly at each setting shown in the rows of the array. The trial run order is determined by a random number table or any other type of random number generator. Resultant bonding strengths from testing are shown in Table T14-2.

Table T14-2: Orthogonal Design Matrix With Test Results

Treatment	Random Trial		Fac	tors		Bonding Strength (psi)
Combination	Run Order	A	В	C	D	у "
1	6	-	-	-	-	73
2	5	-	~	+	+	88
3	3	-	+	-	+	81
4	8	-	+	+	-	77
5	4	+	-	-	+	83
6	2	+	-	+	-	81
7	7	+	+	-	-	74
8	1	+	+	+	+	90

Mean
$$y = \sum_{8}^{yi} = \frac{647}{8} = 80.875$$

- Step 5 Analyze The Results: This step involves performing statistical analysis to determine which factors and/or interactions have a significant effect on the response variable of interest. As was done in Table T14-3, interactions and aliasing (aliasing is defined as two or more effects that have the same numerical value) patterns must be identified. The impact on the response variable caused by "A or BCD" cannot be differentiated between factor A or the interaction of BCD. This is the penalty which is paid for not performing a full factorial experiment (i.e., checking every possible combination). The determination of aliasing patterns are unique to each experiment and are described in many Design of Experiments textbooks. The assumption is usually made that 3-way interactions such as BCD are negligible. An Analysis of Variance is then performed as shown in Table T14-4 to determine which factors have a significant effect on bonding strength. The steps involved in performing an Analysis of Variance for this example are:
 - **5A.** Calculate Sum of Squares: From Table T14-3 the Sum-of-Squares for a two level, single replicate experiment is computed for all factors and interactions as illustrated below for the A factor (Epoxy Type).

Sum of Sq. (Factor A) =
$$\frac{\text{\# of treatment combinations}}{4}$$
 (Avg(+)-Avg(-))²
Sum of Sq. (Factor A) = $\frac{8}{4}$ (2.25)² = 10.125

- **5B. Calculate Error:** The Sum of Squares for the error in this case is set equal to the sum of the Sum of Squares values for the three two-way interactions (i.e., AB or CD, AC or BD, BC or AD). This is known as pooling the error. This error is calculated as follows: Error = 1.125 + 1.125 + 1.125 = 2.375.
- **5C. Determine Degrees of Freedom**. Degrees of Freedom is the number of levels of each factor minus one. Degrees of Freedom (df) is always 1 for factors and interactions for a two level experiment as shown in this simplified example. Degrees of Freedom for the error (df_{err}) in this case is equal to 3 since there are 3 interaction Degrees of Freedom. df_F denotes degrees of freedom for a factor.
- **5D. Calculate Mean Square**. Mean Square equals the sum of squares divided by the associated degrees of freedom. Mean Square for a two level, single replicate experiment is always equal to the sum of squares for all factors. Mean Square for the error in this case is equal to the Sum of Squares error term divided by 3 (3 is the df of the error).
- **5E. Perform F Ratio Test for Significance**. To determine the F ratio the mean square of the factor is divided by the mean square error (.792) from Table T14-4. F (α , dfF, df_{err}) represents the critical value of the statistical F-distribution and is found in look-up tables in most any statistics book. Alpha (α) represents the level at which you are willing to risk in concluding that a significant effect is not present when in actuality it is. If the F ratio is greater than the looked up value of F (α , dfF, dferr) then the factor

does have a significant effect on the response variable. (F (.1,1,3) = 5.54 in this case).

As a word of caution, the above formulations are not intended for use in a cookbook fashion. Proper methods for computing Sum of Squares, Mean Square, Degrees of Freedom, etc. depend on the experiment type being run and can be found in appropriate Design of Experiments reference books.

Table T14-3: Interactions, Aliasing Patterns and Average "+" and "-" Values

Treatment Combination	A or BCD	B or ACD	AB or CD	C or ABD	AC or BD	BC or AD	D or ABC	Bonding Strength* Y
1	-	-	+	-	+	+	-	73
2	-	-	+	+	-	-	+	88
3	-	+	-	-	+	-	+	81
4	-	+	-	+	-	+	-	77
5	+	-	-	-	-	+	+	83
6	+	-	-	+	+.	-	-	81
7	+	+	+	-	-	-	-	74
8	+	+	+	+	+	+	+	90
Avg (+)	82	80.5	81.25	84	81.25	80.75	85.5	
Avg (-)	79.75	81.25	80.5	77.75	80.5	81	76.25	_
$\Delta = Avg(+) - Avg(-)$	2.25	75	.75	6.25	.75	-25	9.25	•

^{*}The mean bonding strength calculated from this column is 80.875.

Table T14-4: Results of Analysis of Variance

Source	Sum of Squares	Degrees of Freedom	Mean Square	F ratio*	Significant Effect
Epoxy Type (A)	10.125	1	10.125	12.789	Yes
Substrate Material (B)	1.125	1	1.125	1.421	No
Bake Time (C)	78.125	1	78.125	98.684	Yes
Substrate Thickness (D)	171.125	1	171.125	216.158	Yes
A x B or C x D	1.125	1			
A x C or B x D	1.125	1			
B x C or A x D	0.125	1			
Error	2.375	3	.792		

^{*}Example Calculation: F = Mean Square/Error = 10.125/.792 = 12.789

Step 6 - Calculate Optimum Settings: From the Analysis of Variance, the factors A, C, and D were found to be significant at the 10% level. In order to maximize the response, i.e. bonding strength, we can determine optimum settings by inspecting the following prediction equation:

y = (mean bonding strength) + 2.25A + 6.25C + 9.25D

Since A, C, and D are the only significant terms they are then the only ones found in the prediction equation. Since A, C, and D all have positive coefficients they must be set at high to maximize bonding strength. Factor B, substrate material, which was found to be nonsignificant should be chosen based on its cost since it does not affect bonding strength. A cost analysis should always be accomplished to assure that all decisions resulting from designed experiments are cost-effective.

Step 7 - Do Confirmation Run Test: Since there may be important factors not considered or nonlinear effects, the optimum settings must be verified by test. If they check out, the job is done. If not, some new tests must be planned.

Design of Experiments References:

Barker, T. B., "Quality By Experimental Design," Marcel Dekker Inc., 1985.

Box, G.E.P., Hunter, W. G., and Hunter, J. S., "Statistics for Experiments," John Wiley & Sons, New York, 1978

Davies, O. L., "The Design and Analysis of Industrial Experiments," Hafner Publishing Co.

Hicks, C.R., "Fundamental Concepts in the Design of Experiments," Holt, Rinehart and Winston, Inc, New York, 1982

Schmidt, S. R. and Launsby, R. G., "Understanding Industrial Designed Experiments," Air Academy Press, Colorado Springs CO, 1989

Taguchi, G., "Introduction to Quality Engineering," American Supplier Institute, Inc, Dearborn MI, 1986

Topic T15: Accelerated Life Testing

Accelerated life testing employs a variety of high stress test methods that shorten the life of a product or quicken the degradation of the product's performance. The goal of such testing is to efficiently obtain performance data that, when properly analyzed, yields reasonable estimates of the product's life or performance under normal conditions.

Why Use It?

- · Considerable savings of time and money
- Quantify the relationship between stress and performance
- Identify design and manufacturing deficiencies

Why Not?

- Difficulty in translating the stress data to normal use levels
- · High stress testing may damage systems
- Precipitated failures may not represent use level failures

Test Methods

Most accelerated test methods involving electronics are limited to temperature or voltage. However, other methods have included: acceleration, shock, humidity, fungus, corrosion, and vibration.

Graphical Analysis

The advantages are:

- Requires no statistics
- · Easily translates the high stress data to normal levels
- · Very convincing and easy to interpret.
- Provides visual estimates over any range of stress
- Verifies stress/performance relations

The disadvantages are:

- · Does not provide objectiveness
- Has statistical uncertainty
- · Relies on an assumed relationship which may not fit the data

Test Design

All test conditions should be limited to three elevated stress levels (considering budget, schedule, and chamber capabilities) with the following conditions:

- Test stress should exceed maximum operating limits
- Test stress should not exceed maximum design limits
- Stress levels only for normal use failure modes

Test Units

The units shall be allocated to the particular stress levels so that most of the units are at the lower stress levels and fewer units at the higher. If 20 test units are available, a reasonable allocation would be 9 units at the lowest level and 7 and 4 at the higher levels. This allocation scheme is employed so that the majority of the test data is collected nearest to the operating levels of stress. Three units should be considered a minimum for the higher levels of stress; if fewer than 10 units are available for test, design for only two levels.

Data Analysis: Probability Plot

The operational performance (time before failure in most cases) of nearly all electronic and electromechanical systems can be described by either the Lognormal or Weibull probability density functions (pdf). The pdf describes how the percentage of failures is distributed as a function of operating time. The probability plot of test data is generated as follows:

- Rank the failure times from first to last for each level of test stress (nonfailed units close out the list).
- For each failure time, rank i, calculate its plotting position as:

$$P = 100 \left(\frac{i - .5}{n} \right)$$

Where n is the total number of units on test at that level.

 Plot P versus the failure time for each failure at each stress level on appropriately scaled graph paper (either Logarithmic or Weibull). Visually plot lines through each set (level of stress) of points. The lines should plot parallel, weighting the tendency of the set with the most data heaviest. If the lines do not plot reasonably parallel, investigate failure modes.

Data Analysis: Relationship Plot

The relationship plot is constructed on an axis that describes unit performance as a function of stress. Two of the most commonly assumed relations are the Inverse Power and the Arrhenius Relationship. The relationship plot is done as follows:

- On a scaled graph, plot the 50% points determined from the probability plot for each test stress.
- Through these 50% points, plot a single line, projecting beyond the upper and lower points.
- From this plot locate the intersection of the plotted line and the normal stress value. This point, read from the time axis, represents the time at which 50% of the units will fail while operating under normal conditions.
- Plot the time determined in step three on the probability plot. Draw a line through this point parallel to those previously drawn. This resulting line represents the distribution of failures as they occur at normal levels of stress.

Example: Probability and Relationship Plots

Consider an electronic device life test that demonstrates an Arrhenius performance/stress relationship that fails lognormally at any given level of stress. Engineers wish to determine the unit's reliability (MTBF) at 90°C (maximum operating temperature). There are 20 units available for test.

After reviewing the design and considering the potential failure modes, the engineers concluded that the units could survive at temperatures in excess of 230°C without damage. The engineers did, however, estimate that non-regular failure modes will be precipitated above this temperature, therefore, 230°C was established as the maximum test level with 150°C and 180°C as interim stress levels. The test units were allocated to three test levels and run for 1000 hours. The resulting failure times are shown in Table T15-1.

Table T15-1: Test Results

9 Un Time to Failure		50°C	7 Un Time to Failure	=	80°C	4 Ur Time to Failure		30°C
(Hrs.)	Rank	P	(Hrs.)	Rank	P	(Hrs.)	Rank	Р
567	1	5.5	417	1	7.1	230	1	12.5
688	2	16.6	498	2	21.4	290	2	37.5
750	3	27.7	568	3	35.7	350	3	62.5
840	4	38.8	620	4	50.0	410	4	87.5
910	5	50.0	700	5	64.3			
999	6	61.1	770	6	78.6			
	7		863	7	92.9			
	8							
*	9							

^{*} Unit still operating at 1000 hours

The probability and relationship plots are shown in Figures T15-1 & T15-2. From Figure T15-2 it is estimated that 50% of the units will fail by 3500 hours while operating at 90°C. Further, from Figure T15-1, it can be estimated that at 90°C, 10% of the units will fail by 2200 hours and 10% will remain (90% failed) at 5000 hours.

This type of testing is not limited to device or component levels of assembly. Circuit card and box level assemblies can be tested in a similar manner. Generally, for more complex test units, the probability plot will be developed on Weibull paper, while the relationship plot will likely require a trial and error development utilizing several inverse power plots to find an adequate fit.




Figure T15-1: Lognormal Plot




Figure T15-2: Arrhenius Plot

Topic T16: Time Stress Measurement

Environmental factors, such as temperature, humidity, vibration, shock, power quality, and corrosion impact the useful lifetime of electronic equipment. Knowing the environmental conditions under which the equipment is operated provides insight into equipment failure mechanisms. The capability to measure environmental parameters will help reduce and control the incidence of Retest OK (RTOK) and Cannot Duplicate (CND) maintenance events which account for 35% to 65% of the indicated faults in Air Force avionics systems. Many of these RTOK and CND events are environmentally related and a record of the environmental conditions at the time of occurrence should greatly aid in the resolution of these events.

Active Time Stress Measurement Devices (TSMD)

- Module TSMD: The module developed by the Rome Laboratory is physically 6" x 4" x 1.25" and measures and records temperature, vibration, humidity, shock, corrosion and power transients. This module operates independently of the host equipment and records and stores data for later retrieval.
- Micro TSMD: The micro version of the TSMD is a small hybrid circuit that is suitable for mounting on a circuit card in a Line Replaceable Unit (LRU). All the parameters measured by the module TSMD are recorded in the micro version.
- Fault Logging TSMD: A new advanced device has been developed that is suitable for circuit board mounting and includes environmental parameters being measured prior to, during, and after a Built-In-Test (BIT) detected fault or event. The environment data will be used to correlate faults with environmental conditions such as temperature, vibration, shock, cooling air supply pressure, and power supply condition to better determine what impact environment has on system failure.
- Quick Reliability Assessment Tool (QRAT): The objective of the effort is to build a stand-alone, compact, portable, easily attachable system for quick reaction measurement and recording of environmental stresses. The parameters it measures include voltage, temperature, vibration and shock. The system which includes a debrief laptop computer, an electronics module with internal sensors, a battery pack, remote sensors, various attachment plates, and will fit in a ruggedized suitcase. The electronics module is be 3" x 2" x 0.5" and contains the sensors, digital signal processor, and 512K bytes of EEPROM for storage of data. Three axis continuous vibration data will be recorded and stored in a power spectral density format. The user could choose to use either the sensors internal to the electronics module or the remote sensors. The debrief computer is used to tailor the electronics module to the specific needs of the user and to graphically display the collected data. Some potential uses for the collected data are: identification of environmental design envelopes, determination of loads and boundary

conditions for input into simulation techniques, and characterization of failures in specific systems.

Passive Environmental Recorders

- High and Low Temperature Strip Recorders: Strip recorders offer a sequence of chemical mixtures deposited as small spots on a paper. Each spot changes color at a predetermined temperature showing that a given value has been exceeded.
- Temperature Markers: Markers are available to measure temperature extremes. The marking material either melts or changes color at predetermined temperatures.
- Humidity Strip Recorders: Using crystals that dissolve at different humidity levels, a strip recorder is available that indicates if a humidity level has been surpassed.
- Shock Indicators: Single value indicators that tell when an impact acceleration exceeds the set point along a single axis.

Application, Active Devices

- Avionic Environmental Stress Recording
- · Transportation Stress Recording
- Flight Development Testing
- Warranty Verification
- Aircraft: A-10, A-7, B-1, and EF-111

For More Information:

For more information on the active TSMD devices under development at Rome Laboratory, write:

Rome Laboratory/ERS Attn: TSMD 525 Brooks Rd. Griffiss AFB, NY 13441-4505

Appendix 1 Operational Parameter Translation

Because field operation introduces factors which are uncontrollable by contractors (e.g. maintenance policy), "contract" reliability is not the same as "operational" reliability. For that reason, it is often necessary to convert, or translate, from "contract" to "operational" terms and vice versa. This appendix is based on RADC-TR-89-299 (Vol I & II), "Reliability and Maintainability Operational Parameter Translation II" which developed models for the two most common environments, ground and airborne. The translation models are summarized in Table 1-1.

Definitions

 Mean-Time-Between-Failure-Field (MTBF_F) includes inherent maintenance events which are caused by design or manufacturing defects.

 Mean-Time-Between-Maintenance-Field (MTBM_F) consists of inherent, induced and no defect found maintenance actions.

 Mean-Time-Between Removals-Field (MTBR_F) includes all removals of the equipment from the system.

- θ_P = is the predicted MTBF (i.e. MIL-HDBK-217).
- θ_D = is the demonstrated MTBF (i.e. MIL-HDBK-781).
- R_F = is the equipment type or application constant.
- C = is the power on-off cycles per mission.
- D = is the mission duration.

Equipment Operating Hour to Flight Hour Conversion

For Airborne Categories - MTBF_F represents the Mean-Time-Between-Failure in Equipment Operating Hours. To obtain MTBF_F in terms of flight hours (for both fighter and transport models), divide MTBF_F by 1.2 for all categories except counter measures. Divide by .8 for counter measure equipment.

Example

Estimate the MTBM of a fighter radar given a mission length of 1.5 hours, two radar shutdowns per mission and a predicted radar MTBF of 420 hours. Using Model 1B in Table 1-1,

MTBF_F =
$$\theta$$
P^{.64} R_F $(\frac{C}{D})^{-.57}$ = (420 hr.)^{.64} 1.7 $(\frac{2 \text{ cyc.}}{1.5 \text{ hr.}})^{-.57}$

MTBF_F = 69 equipment operating hours between maintenance.

Since this is below the dependent variable lower bound of (.24)(420) = 101 hours, the estimated MTBMF is taken to be 101 equipment operating hours between maintenance. Since this equipment is often turned on for pre and post flight checkout, the number of flight hours between maintenance is somewhat less than the actual equipment operating hours. The number of flight hours between maintenance is approximately 101/1.2 = 84 hours.

Table 1-1:	Reliability	Translation	Models
------------	-------------	-------------	--------

		R _F S	R _F Selection				
	Communication	Navigation	Computer	Counter	Radar	All Other	Dependent Var. Lower Bound (% of Ind. Var.)*
1. Airborne Fighter Models							
1A. MTBF _F = $\theta_P.^{64}$ R _F $\left(\frac{C}{D}\right).^{46}$	2.1	6.5	5.9	4.7	3.6	4.3	48
1B. MTBM _F = θ_P^{64} R _F $\left(\frac{C}{D}\right)$.57	1.1	2.7	1.9	2.8	1.7	2.0	24
1C. MTBR _F = θ_P ⁸² R _F $\left(\frac{C}{D}\right)$.77	1.8	4.4	3.0	5.9	2.5	3.2	34
1D. MTBF _F = θ_D . ⁷⁶ R _F $\left(\frac{C}{D}\right)$ 34	2.1	5.0	5.3	3.7	5.1	2.2	62
1E. MTBM _F = $\theta_D^{.75}$ R _F $\left(\frac{C}{D}\right)^{.44}$	4.1	2.2	1.8	2.4	2.8	06.	36
1F. MTBR _F = $\theta_D^{.77}$ R _F $\left(\frac{C}{D}\right)$.65	1.6	4.0	2.2	3.4	3.0	83.	49
2. Airborne Transport Models		R _F , Uninhabited Equipment	pment	RF, In	R _F , Inhabited Equipment	uipment	
2A. MTBF _F = θ_{p} ⁻⁷³ R _F $\left(\frac{\text{C}}{\text{D}}\right)$ -46		2.7			2.5		50
2B. MTBM _F = θ_P .69 R _F $\left(\frac{C}{D}\right)$ 57		9.1			4.1		56
2C. MTBR _F = θ_P .88 R _F $\left(\frac{C}{D}\right)$.77		2.1			2.3		35
2D. MTBF _F = $\theta_D^{1.0}$ R _F $\left(\frac{C}{D}\right)^{34}$.58			.39		91
2E. MTBM _F = $\theta_D^{1.1}$ R _F $\left(\frac{C}{D}\right)$ -44		.13			60.		44
2F. MTBR _F = θ_D . ⁸⁸ R _F $\left(\frac{C}{D}\right)$ 65		.78			9.		72
3. Ground System Models	R _F , Fix	R _F , Fixed Equipment	ant	RF, A	R _F , Mobile Equipment	pment	Cd
3B. MTBM _F = θ_P .67 R _F		i =			. L		49
3C. MTBR _F = θ_P :50 R _F		91			18		80

*The field numeric (i.e., MTBFF, MTBMF or MTBRF) is always taken to be the greater of (1) the calculated value from Column 1 or, (2) the percentage shown of the independent variable (i.e., θ_P or θ_D).



Appendix 2 **Example R&M Requirement Paragraphs**

Example Reliability Requirements for the System Specification

R.1 Reliability Requirements

Guidance: The use of the latest versions and notices of all military specifications, standards and handbooks should be specified. See Toolkit Section R, "Requirements" for task tailoring guidance. When specifying an MTBF, it should be the "upper test MTBF (θ_0)" as defined in MIL-STD-781. When specifying MTBCF, the maintenance concept needs to be clearly defined for purposes of calculating reliability of redundant configurations with periodic maintenance. If immediate maintenance will be performed upon failure of a redundant element then specifying the system MTTR is sufficient. If maintenance is deferred when a redundant element fails, then the length of this deferral period should be specified.

- **R.1.1 Mission Reliability:** The (system name) shall achieve a mean-time-between-critical-failure (MTBCF) of _____ hours under the worst case environmental conditions specified herein. MTBCF is defined as the total uptime divided by the number of critical failures that degrade full mission capability (FMC). FMC is that level of performance which allows the system to perform its primary mission without degradation below minimum levels stated herein. For purposes of analyzing redundant configurations, calculation of MTBCF shall reflect the expected field maintenance concept.
- **R.1.2 Basic Reliability:** The (system name) shall achieve a series configuration mean-time-between-failure (MTBF) of _____ hours under the worst case environmental conditions specified herein. The series configuration MTBF is defined as the total system uptime divided by the total number of part failures.
- **R.1.3 Reliability Configuration:** The reliability requirements apply for the delivered configuration of the system. Should differences exist between this configuration and a potential production configuration, all analyses shall address the reliability effects of the differences.

Guidance: If equipment or system performance criteria are not stated elsewhere in the statement of work or specification, the following paragraph must be included.

- **R.1.4** Reliability Performance Criteria: The minimum performance criteria that shall be met for full mission capability of the *(system name)* system is defined as (specify full mission capability).
- **R.1.5 Reliability Design Requirements:** Design criteria and guidelines shall be developed by the contractor for use by system designers as a means of achieving the required levels of reliability.

Guidance: For more critical applications, Level II or I, derating should be specified. See Topic D1 for derating level determination. Baseline thermal requirements such as ambient and extreme temperatures, pressure extremes, mission profile and

duration, temperature/pressure rates of change and maximum allowable temperature rise should be specified.

R.1.5.1 Thermal Management and Derating: Thermal management (design, analysis and verification) shall be performed by the contractor such that the reliability quantitative requirements are assured. RADC-TR-82-172, "RADC Thermal Guide for Reliability Engineers," shall be used as a guide. Derating criteria shall be established for each design such that all parts used in the system are derated to achieve reliability requirements. As a minimum, Level 3 of AFSC Pamphlet 800-27 "Part Derating Guidelines" shall be used for this design.

Guidance: If the system is for airborne use, MIL-STD-5400 must be referenced in place of MIL-E-4158 (ground equipment).

- **R.1.5.2 Parts Selection:** All parts employed in the manufacture of the system shall be selected from the government generated and maintained Program Parts Selection List (PPSL), Electrical/Electronic Parts and the PPSL for Mechanical Parts. Parts not covered by the above referenced PPSLs shall be selected in accordance with MIL-E-4158 and MIL-STD-454 and require approval by the procuring activity.
 - a. Microcircuits. Military standard microcircuits must be selected in accordance with Requirement 64 of MIL-STD-454. All non-JAN devices shall be tested in accordance with the Class B screening requirements of MIL-STD-883, Method 5004 and 5008, as applicable. All device types shall be tested to the quality conformance requirements of MIL-STD-883, Method 5005 and 5008 Class B.
 - b. Semiconductors. Military standard semiconductors must be selected in accordance with Requirement 30 of MIL-STD-454. All non-JANTX devices shall be screened in accordance with Table II of MIL-S-19500. All device types shall be tested to the Group A, Table III and Group B, Table IV quality conformance requirements of MIL-S-19500, as a minimum. The following device restrictions apply:
 - Only solid glass metallurgically bonded axial lead diodes and rectifiers shall be used.
 - (2) TO-5 packages shall be limited to the solid metal header type.
 - (3) All semiconductor device junctions must be protected and no organic or desiccant materials shall be included in the package.
 - (4) Devices using aluminum wire shall not use thermocompression wedge bonding.
 - (5) Aluminum TO-3 packages shall not be used.
 - (6) Germanium devices shall not be used.

- c. Electrostatic Sensitive Parts. Certain types of integrated circuits are susceptible to electrostatic discharge damage. Appropriate discharge procedures are necessary when handling, storing or testing these parts and design selections of desired devices should include a consideration of the effectiveness of the input or other protective elements included in the device design.
- **R.1.6 Reliability Test and Evaluation:** The quantitative reliability levels required by paragraph (R.1) shall be verified by the following:
- **R.1.6.1** The final approved reliability analyses for the various configurations and worst case environments shall demonstrate compliance with the quantitative requirements cited in paragraph (R.1).
- R.1.6.2 The contractor shall demonstrate that the reliability (mission and/or basic) requirements have been achieved by conducting a controlled reliability test in accordance with MIL-HDBK-781 Test Plan (specify MIL-HDBK-781 Test Plan). (See Topic T5 and Appendix 5 for Plan Selection). The lower test (MTBCF and/or MTBF) to be demonstrated shall be _____ hours tested in a _____ environment. Relevant failures are defined as any malfunction which causes loss or degradation below the performance level specified for the (equipment/system) and can be attributed to design defect, manufacturing defect, workmanship defect, adjustment, deterioration or unknown causes. Nonrelevant failures are failures caused by installation damage, external test equipment failures, mishandling, procedural errors, dependent failures and external prime power failures.

Guidance: A growth test may apply if the next phase is production. If one is required, it's appropriate to require a higher risk (e.g., 30 percent) demonstration test. See RADC-TR-84-20 "Reliability Growth Testing Effectiveness," Topic T4 and Appendix 6 for further guidance.

R.1.6.3 The contractor shall conduct a controlled fixed length dedicated reliability growth test of _____ hours using MIL-HDBK-189 as a guide. The test shall be at the same environmental conditions as the RQT. Although there is no pass/fail criteria, the contractor shall track the reliability growth process to ensure improvement is taking place by effective implementation of corrective action.

Guidance: See Electronic Systems Center Report TR-85-148, "Derated Application of Parts for ESC Systems Development" (Attachment 2) for a recommended derating verification procedure.

R.1.6.4 The contractor shall verify the thermal and electrical stresses on percent (3 to 5 percent sample is typical) of the semiconductor and microcircuit parts by measurement while the equipment is operated at the worst case environment, duty cycle and load. The results of the measurements shall be compared to the derating requirements and the verification shall be considered successful if measured values are less than specified derated levels.

Example Reliability Requirements for the Statement of Work

R.2 Reliability Program Tasks

- **R.2.1 Reliability Program:** The contractor shall conduct a reliability program in accordance with MIL-STD-785 including the following tasks as a minimum to assure reliability consistent with state-of-the-art.
- **R.2.2 Subcontractor Control:** The contractor shall establish management procedures and design controls including allocation of requirements in accordance with Task 102 of MIL-STD-785 which will insure that products obtained from subcontractors will meet reliability requirements.
- **R.2.3 Reliability Design Reviews:** The status of the reliability design shall be addressed at all internal and external design reviews. Task 103 of MIL-STD-785 shall be used as a guide.
- **R.2.4 Failure Reporting, Analysis and Corrective Action System (FRACAS):** The contractor shall establish, conduct and document a closed loop failure reporting, analysis and corrective action system for all failures occurring during system debugging, checkout, engineering tests and contractor maintenance. Failure reports shall be retained by the contractor and failure summaries provided to the procuring activity thirty days after start of system engineering test and evaluation, and updated monthly thereafter. Failure reporting shall be to the piece part level.
- **R.2.5 Reliability Modeling:** The contractor shall develop reliability models for all system configurations in accordance with Task 201 of MIL-STD-785 and Task 101 and 201 of MIL-STD-756. The specific mission parameters and operational constraints that must be considered are: _____ (or reference applicable SOW and specification paragraphs).
- **R.2.6 Reliability Allocations:** Reliability requirements shall be allocated to the LRU level in accordance with Task 202 of MIL-STD-785.
- R.2.7 Reliability Prediction: The contractor shall perform reliability predictions in accordance with (Task 201 (basic reliability)) and/or (Task 202 (mission reliability)) of MIL-STD-756. The specific technique to be used shall be method 2005 parts stress analysis of MIL-STD-756. Electronic part failure rates shall be used from MIL-HDBK-217 and nonelectronic part failure rates from RADC-TR-85-194. All other sources of part failure rate data shall require review and approval of the procuring activity prior to use. A _____ environmental factor, worst case operating conditions and duty cycles shall be used as a baseline for developing part failure rates. The results of the thermal analysis shall be included and shall provide the temperature basis for the predicted reliability. The part quality grade adjustment factor used shall be representative of the quality of the parts selected and applied for this system procurement.
- R.2.8 Parts Program: The contractor shall establish and maintain a parts control program in accordance with Task 207 of MIL-STD-785 and Procedure 1 of MIL-STD-965. Requests for use of parts not on the government generated and

maintained PPSL shall be submitted in accordance with the CDRL. Amendments to the PPSL as a result of such requests, after procuring activity approval, shall be supplied to the contractor by the Program Contracting Officer not more often than once every 30 days.

Guidance:The level of detail of the FMECA must be specified (e.g., part, circuit card, etc.). The closer the program is to full scale engineering development, the greater the level of detail needed.

R.2.9 Failure Modes, Effects and Criticality Analysis (FMECA): The contractor shall perform a limited FMECA to the _____ level to identify design weaknesses and deficiencies. Potential failure modes shall be identified and evaluated to determine their effects on mission success. Critical failures shall be investigated to determine possible design improvements and elimination means. MIL-STD-785, Task 204 shall be used as a guide.

Guidance: Reliability critical items should be required where it's anticipated that the design will make use of custom VLSI, hybrids, microwave hybrids and other high technology nonstandard devices. See Topic D5 for a critical item checklist.

- **R.2.10 Reliability Critical Items:** Task number 208 of MIL-STD-785 applies. The contractor shall prepare a list of critical items and present this list at all formal reviews. Critical items shall include: items having limited operating life or shelf life, items difficult to procure or manufacture, items with unsatisfactory operating history, items of new technology with little reliability data, single source items, parts exceeding derating limits, and items causing single points of failure.
- **R.2.11 Effects of Storage, Handling, Transportation:** The contractor shall analyze the effects of storage, handling and transportation on the system reliability.
- **R.2.12** Reliability Qualification Test: The contractor shall demonstrate compliance with the quantitative reliability requirements in accordance with MIL-STD-785 Task 302. Test plans and reports shall be developed and submitted.
- **R.2.13 Reliability Development/Growth Test:** Test plans that show data tracking growth, testing methods and data collection procedures shall be developed and submitted for the Growth Test Program.

Guidance: When specifying ESS, the level (circuit card, module, assembly, etc.) at which the screening is to be performed must be specified. Different levels of screening should be performed at different hardware assembly levels. See R&M 2000 guidelines in Section T for recommended screening as a function of hardware assembly level.

R.2.14 Environmental Stress Screening: Task number 301 of MIL-STD-78	5
applies. A burn-in test of (specify the number of hours or temperature cycles	3)
at temperature and vibration level extremes shall be performed at the	
level. At least (hours/cycles) of failure free operation shall b	
experienced before termination of the burn-in test for each unit. DOD-HDBK-344	4,
ESS of Electronic Equipment, shall be used as a guide.	

Example Maintainability Requirements for the System Specification

M.1 Maintainability Requirements

w. i maintainability nequirements
M.1.1 Maintainability Quantitative Requirements: The (system name) shall be designed to achieve a mean-corrective-maintenance-time (M _{CT}) of no greater than minutes and a maximum-corrective maintenance-time (M _{MAXCT}) of no greater than minutes (95th percentile) at the (specify organization, intermediate or depot level), when repaired by an Air Force maintenance technician of skill level or equivalent.
Guidance: Preventive maintenance requirements are considered an option to be implemented when items are used in the design that are subject to wearout, alignment, adjustment or have fault tolerance that must be renewed. If the option is exercised, then attach the paragraph below to M.1.1.
M.1.2 Preventive maintenance shall not exceed minutes for each period and the period shall not be more frequent than every
M.1.3 The mean time to restore system (MTTRS) following a system failure shall not be greater than MTTRS includes all corrective maintenance time and logistics delay time.
M.1.4 The mean maintenance manhours (M-MMH) shall not be greater thanhours per year. M-MMH is defined as follows: (operating hours per year) + (system MTBF) (system MTTR) (number of maintenance personnel required for corrective action).
Guidance Above definition of M-MMH assumes that a repair is made when each failure occurs. If a delayed maintenance concept is anticipated through the use of fault tolerance, then MTBCF should be used (instead of MTBF) in the above definition. If only a limited number of site visits are allowed, then this value should be used in the above definition in place of "operating hours per year + system MTBF."
M.1.5 Maintainability Design: The system design shall provide modularity, accessibility, built-in-test (BIT) and other maintainability features to provide installation simplicity, ease of maintenance and the attainment of the maintainability requirements (both corrective and preventive). Line Replaceable Units (LRUs) such as printed circuit boards or assemblies shall be replaceable without cutting or unsoldering connections. All plug-in modules shall be mechanically keyed/coded to prevent insertion of a wrong module.

- M.1.5.1 Testability: The system design shall be partitioned based upon the ability to isolate faults. Each item shall have sufficient test points for the measurement or stimulus of internal circuit nodes to achieve the capability of detecting 100 percent of all permanent failures using full resources. Automatic monitoring and diagnostic capabilities shall be provided to show the system status (operable, inoperable, degraded) and to detect 90 percent of all permanent failures. The false alarm rate due to self-test circuitry shall be less than 1 percent of the series failure rate. Self-test circuitry shall be designed to correctly isolate the fault to a group of four (4) LRUs, or less, 95 percent of the time.
- **M.1.6 Maintainability Test and Evaluation:** Maintainability requirements for the (system name) shall be verified by the following:
- **M.1.6.1 Maintainability Analysis.** The results of the final maintainability prediction shall be compared to the quantitative requirements and achievement determined if the predicted parameters are less than or equal to the required parameters.
- M.1.6.2 Maintainability Demonstration. A maintainability demonstration shall be performed in accordance with Test Method ____ (Test Method 9 is commonly specified, see Appendix 7 for further guidance) of MIL-STD-471. A minimum sample size of 50 tasks shall be demonstrated. The consumer's risk for the maintainability demonstration shall be equal to 10 percent. Fault detection and isolation requirements shall be demonstrated as part of the maintainability test.
- **M.1.6.3 Testability Demonstration.** A testability demonstration shall be performed on the *(system name)* in accordance with Notice 2 of MIL-STD-471A.

Example Maintainability Requirements for the Statement of Work

M.2 Maintainability Program Tasks

- M.2.1 Maintainability Program: The contractor shall conduct a maintainability program in accordance with MIL-STD-470 appropriately tailored for full scale development including the following tasks as a minimum to assure maintainability consistent with the requirements.
- M.2.2 Testability Program: Testability characteristics and parameters are related to, and shall be treated as part of the maintainability program. The contractor shall conduct a testability program in accordance with MIL-STD-2165 appropriately tailored for FSD including the following tasks as a minimum to assure testability consistent with the requirements.
- **M.2.3 Maintainability Design Review:** The status of the maintainability/ testability design shall be addressed at all internal and external design reviews.
- **M.2.4 Subcontractor Control:** The contractor shall specify maintainability requirements to all subcontractors to insure that (equipment/system name) requirements of this program are attained. Task 102 of MIL-STD-470 shall be used as a guide.
- M.2.5 Maintainability/Testability Modeling: The contractor shall establish a maintainability model using MIL-STD-470, Task 201 which reflects the construction and configuration of the FSD design. Linkages with MIL-STD-2165, Task 201 to relate testability/diagnostic design characteristics to maintainability parameters shall be provided.
- **M.2.6 Maintainability Prediction:** The contractor shall predict maintainability figures of merit using Procedure V of MIL-HDBK-472 (Notice 1) at the on equipment level. MIL-STD-470, Task 203 shall be used as a guide.
- M.2.7 Maintainability/Testability Design Criteria: The contractor shall develop design criteria to be used in the design process to achieve the specified maintainability and testability requirements. In addition, a design analysis showing failure modes, failure rates, ease of access, modularity and the capability to achieve the fault detection/isolation requirement shall be provided. RADC-TR-74-308 "Maintainability Engineering Design Handbook," RADC-TR-82-189 "RADC Testability Notebook," Task 202 of MIL-STD-2165 and Task 206 of MIL-STD-470A shall be used as a guide.

Guidance: Maintainability demonstration reports are only necessary if a maintainability test is specified in the maintainability specification requirements.

M.2.8 Maintainability/Testability Demonstration: A test plan and test report shall be submitted by the contractor. Task 301 of MIL-STD-470 and Task 301 of MIL-STD-2165 shall be used as guides.

Appendix 3 R&M Software Tools

Several hundred R&M software tools exist throughout Government, industry and academia. Table 3-1 lists software tool types with associated supplier reference numbers. The numbered list of suppliers follows. The list includes addresses and telephone numbers confirmed to be accurate as of Aug 92. The Rome Laboratory doesn't in any way endorse or encourage use of any specific supplier's tools listed. Potential software tool users should thoroughly research any claims made by software suppliers and carefully study their own needs before obtaining any software. Further information on R&M software tools can be obtained in the reports referenced below. The reports contain data relative to software tool's hardware requirements, claimed capabilities, interface capabilities, demonstration package availability and price.

R&M Software Tool References

RL-TR-91-87 "A Survey of Reliability, Maintainability, Supportability and

Testability Software Tools"

RMST 91 "R&M Software Tools," Reliability Analysis Center

Table 3-1: Software Tool Type/Supplier Reference Number Listing

Sof	tware Tool Type	Supplier Reference Numbers
1. 1a.	Reliability Prediction Component Prediction Tools (e.g. MIL-HDBK- 217, Bellcore, etc.)	1,5,9,10,15,16,17,19,20,21,27, 28,32,34, 36,38,39
1b.	System Modeling (e.g. Markov, Monte Carlo, Availability)	1,5,6,17,19,20,22,32,33,35,36
1c.	Mechanical Component Data	15,27,31
2.	Failure Mode and Effects Analysis (FMEA)	1,5,19,20,21,27
3.	Fault Tree Analysis	1,5,14,16,17,18,21,22,32,33
4.	Reliability Testing (e.g. MIL-HDBK-781, ESS, etc.)	13,16,18,25,32
5.	Reliability Management	32,35
6.	Maintainability Prediction	5,10,17,19,21,27,32
7.	Testability Analysis	2,3,4,5,19,21,23,24,30,32
8.	Thermal Analysis	26,32,38
9.	Finite Element Analysis	8,26,32,37
10.	Statistical Analysis (e.g. Weibull)	11,12,16,25,29,40,41
11.	Sneak Circuit Analysis	32,35
12.	Design of Experiments	25
13.	Logistics	1,5,17,20,21,38

R&M Software Tool Supplier Listing

- Advanced Logistics Developments PO Box 232 College Point NY 11356 (718)463-6939
- ARINC Research Corp 2551 Riva Road Annapolis MD 21401 (301)266-4650
- Automated Technology Systems Corp 25 Davids Drive Hauppauge NY 11788 (516)231-7777
- CINA, Inc.
 PO Box 4872
 Mountain View CA 94040 (415)940-1723
- 5. COSMIC 382 East Broad St Athens GA 30602 (404)542-3265
- Decision Systems Assoc 746 Crompton Redwood City CA 94061 (415)369-0501
- DETEX Systems, Inc. 1574 N. Batavia, Suite 4 Orange CA 92667 (714)637-9325
- Engineering Mechanics Research Corp PO Box 696 Troy MI 48099 (313)689-0077
- Evaluation Associates Inc. GSB Building, 1 Belmont Ave Bala Cynwyd PA 19004 (215)667-3761
- Evaluation Software
 2310 Claassen Ranch Lane
 Paso Robles CA 93446
 (805)239-4516

- 11. Fulton Findings 1251 W. Sepulveda Blvd #800 Torrance CA 90502 (310)548-6358
- G.R. Technologies (Pister Grp) PO Box 38042
 550 Eglinton Ave, West Toronto Ontario, M5N 3A8 (416)886-9470
- H&H Servicco
 PO Box 9340
 North St. Paul MN 55109 (612)777-0152
- Idaho National Engineering Lab EG&G Idaho, Inc. Idaho Falls ID 83415 (208)526-9592
- Innovative Software Designs, Inc. Two English Elm Court Baltimore MD 21228 (410)788-9000
- Innovative Timely Solutions 6401 Lakerest Court Raleigh NC 27612 (919)846-7705
- Item Software Ltd 3031 E. LaJolla St Anaheim CA 92806 (714)666-8000
- JBF Associates
 1000 Technology Park Ctr Knoxville TN 37932
 (615)966-5232
- JORI Corp
 4619 Fontana St
 Orlando FL 32807
 (407)658-8337
- Logistic Engineering Assoc 2700 Navajo Rd, Suite A El Cajon CA 92020 (619)697-1238

- Management Sciences Inc. 6022 Constitution Ave, N.E. Albuquerque NM 87110 (505)255-8611
- 22. Energy Science & Technology Software Ctr PO Box 1020 Oak Ridge TN 37831 (615)576-2606
- Naval Air Warefare Ctr/AD, ATE Software Center Code PD22 Lakehurst NJ 08733 (908)323-2414
- 24. NAVSEA Code 04 D52 Washington DC 20362 (703)602-2765
- Nutek, Inc.
 30400 Telegraph Rd, Suite #380
 Birmingham MI 48010
 (313)642-4560
- 26. Pacific Numerix Corporation 1200 Prospect St, Suite 300 La Jolla CA 92037 (619)587-0500
- Powertronic Systems, Inc. 13700 Chef Menteur Hwy New Orleans LA 70129 (504)254-0383
- 28. Prompt Software Co 393 Englert Court San Jose CA 95133 (408)258-8800
- 29. Pritsker Corporation 8910 Perdue Rd, Suite 500 Indianapolis IN 46286 (317)879-1011
- 30. RACAL-REDAC 1000 Wyckoff Ave Mahwah NJ 07430 (201)848-8000

- 31. Reliability Analysis Center (RAC) PO Box 4700, 201 Mill St Rome NY 13440 (315)337-0900
- 32. Rome Laboratory/ERS 525 Brooks Rd Griffiss AFB NY 13441-4505 (315)330-4205
- SAIC
 5150 El Camino Real, Suite C-31
 Los Altos CA 94022
 (415)960-5946
- Sendrian Resources Corp (SRC)
 42 San Lucas Ave
 Newbury Lake CA 91320
 (805)499-7991
- SoHaR Incorporated
 8421 Wilshire Blvd, Suite 201
 Beverly Hills CA 90211
 (213)653-4717
- 36. Spentech Company 2627 Greyling Drive San Diego CA 92123 (619)268-3742
- Swanson Analysis Systems Inc. Johnson Rd, PO Box 65 Houston PA 15342 (412)746-3304
- Systems Effectiveness Assoc
 Vernon Street
 Norwood MA 02062
 (617)762-9252
- T-Cubed Systems, Inc.
 31220 La Baya Dr, Suite 110
 Westlake Village CA 91362
 (818)991-0057
- Team Graph Papers Box 25 Tamworth NH 03886 (603)323-8843
- Teque, Inc.
 11686 N. Daniels Dr.
 Germantown WI 53022 (414)255-7210

Appendix 4 Example Design Guidelines

This Appendix contains an example set of design guidelines structured to include verification methods. These guidelines are an example only and don't apply to all situations.

a. Thermal Design

(1) Integrated Circuit Junction Temperatures

Design Guidelines: The design of the environmental cooling system (ECS) should be capable of maintaining an average integrated circuit junction temperature of 55°C or less under typical operating conditions. Under worst case steady state conditions, components should operate at least 50°C below their rated maximum junction temperature.

Analysis Recommendation: Thermal finite element analysis should be performed to project operating temperatures under specified environmental conditions. The analysis should consider ECS performance, environmental impacts, and system thermal design. Average junction temperatures should include all integrated circuits within the system. Average temperature rise should include all components on an individual module.

Test Recommendations: Thermally instrumented observations should be made of components under specified environmental conditions. Instrumentation can be by direct contact measurement or by infrared photography.

(2) Thermal Gradients

Design Guideline: The maximum allowable temperature rise from any junction to the nearest heat sink should be 25°C. The average temperature rise from integrated circuit junctions to the heat sink should be no greater than 15°C. To minimize gradients, more complex and power-intensive devices should be placed to minimize their operating temperature.

Analysis Recommendation: Automated design tools that perform component placement should be programmed to produce this result. A thermal finite element analysis should be used to evaluate the projected thermal gradient under the specified environmental conditions.

Test Recommendation: Thermally instrumented observation of components under specified environmental conditions. Instrumentation can be by direct contact measurement or by infrared photography.

(3) Thermal Expansion Characteristics

Design Guideline: Component and board materials should be selected with compatible thermal coefficients of expansion (TCE). Additionally, coldplate materials should be selected for TCE compatibility with the attached printed wiring board. TCE mismatch results in warpage of the laminated assembly, which can reduce module clearances and stress circuit board component leads and solder joints.

Analysis Recommendation: A finite element analysis should be performed to identify the stress patterns in the solder joints attaching the components to the board. TCE compatibility should be evaluated for the components, circuit board, and coldplate.

Test Recommendation: Environmental stress tests should be utilized in the development phase to verify the design analysis and environmental stress screening should be used in production to ensure consistency throughout the production cycle.

(4) Heat Transport Media

Design Guideline: The design should use a thermal conduction medium that is integral to the mechanical design of the board or module. Heat pipes, metal rails or internal planes are examples of thermally conductive media. The unit should meet temperature design requirements by cooling through the integral thermal conduction medium without depending on any other heat loss.

Analysis Recommendation: Thermal finite element analysis should be used to project heat flow under specified environmental conditions. Modules employing heat pipes for cooling should meet operating temperature requirements when the module heat sink is inclined at an angle of 90 degrees from the horizontal.

Test Recommendation: Thermally instrumented observation should be made of components under specified environmental conditions. Instrumentation can be by direct contact measurement or by infrared photography.

(5) Component Attachment

Design Guideline: Surface contact should be maximized between the component and the heat transport media. This can be achieved by direct pressure thermal compounds or solder. The technique used should be reversible for component removal during board repairs such that damage is not induced to nearby devices. If a thermal compound is used, it should not migrate or react with other components during testing or service use.

Analysis Recommendation: Specialized stress analyses should be performed to quantify thermal and mechanical stresses involved in removing the component from the board after production installation.

Test Recommendation: Demonstration of repair techniques should be performed early in the development phase.

(6) Thermal Cycling

Design Guideline: The unit should be designed to dampen its thermal response to the thermal excursions required by the specification. This can be achieved by using a large thermal mass or by using the cooling medium to insulate the unit from its environment to the maximum extent possible.

Analysis Recommendation: Thermal finite element analysis to project heat flow and temperature excursions under specified environmental conditions.

Test Recommendation: Thermally instrumented observation of components under specified environmental excursions. Instrumentation can be by direct contact measurement or by infrared photography.

b. Testability Design

(1) Bottom-up Fault Reporting

Design Guideline: Incorporate autonomous self-testing at the lowest levels that are technically feasible. Utilize positive indication to report chip, module and subsystem status. The design should not depend upon external stimuli to perform fault detection or isolation to a replaceable element.

Analysis Recommendation: As soon as automated testability analysis tools become available, they should be used for the applicable engineering design workstations.

Test Recommendation: Hardware demonstration should be conducted early in the development phase to verify simulation results through the insertion of faults using the currently available version of the operational program, firmware and microcode.

(2) Fault Logging

Design Guideline: Modules should contain a non-volatile fault log that can be accessed by a system maintenance controller or by test equipment. The use of the fault log will improve reliability by reducing depot "Cannot Duplicates." Failure of the fault log should not cause a critical system failure, but should be observable to the maintenance controller.

Analysis Recommendation: Compliance should be verified by inspection. Operation should be verified by simulation.

Test Recommendation: Not applicable.

(3) Start-up Built-in-Test (BIT)

Design Guideline: The module should execute a BIT internal diagnostic routine immediately after power-up or receipt of an "Execute BIT" command. BIT should provide a complete functional test of the module to the maximum extent possible without transmitting any signals on external interface media. BIT should provide a complete functional test of the module and should include:

- (1) Verification of internal data paths
- (2) Verify station physical address

- (3) Verify message identification process from system
- (4) Verify proper functioning of all internal memory and other components

Any failure encountered during execution of BIT should be retried at lease once to confirm the response. Any confirmed failures should prevent the module from becoming enabled. A failed module should respond only to "RESET," "Execute BIT," and "Report Status" commands.

Analysis Recommendation: System design simulation tools should be used to verify operation of the BIT. These tools should include fault simulations as well as operational simulation.

Test Recommendation: Hardware demonstration should be conducted early in the development phase to verify simulation results through insertion of faults using currently available versions of the operational program, firmware and microcode.

(4) Background Diagnostics

Design Guideline: During normal operation, the module should continuously monitor itself through a background diagnostic test. The background diagnostic should provide coverage to the maximum extent possible without interfering with normal station operation. Failure of any test in the background diagnostic should cause the module to re-execute the failed test to screen out transient anomalous responses. If the failure is confirmed, the module should become immediately disabled.

Analysis Recommendation: System design simulation tools should be used to verify operation of the BIT. These tools should include fault simulations as well as operational simulation.

Test Recommendation: Hardware demonstration should be conducted early in the development phase to verify simulation results through insertion of faults using currently available versions of the operational program, firmware and microcode. Hardware demonstration may be performed by physically inserting faults in a module or by instrumenting a module to allow insertion of faults through external methods.

c. Mechanical Packaging Design

(1) Mechanical Insertion/Extraction-Induced Stresses

Design Guideline: Each module should withstand, without damage or separation, a minimum force equal to at least 100 pounds on insertion and four ounces per contact on extraction. Additionally, the backplane for the assembly should withstand the same forces at all module positions applied repeatedly in any sequence with any combination of modules present or missing.

Analysis Recommendation: A mechanical loads analysis should be performed to verify compliance with the mechanical requirements.

Test Recommendation: The total computed force should be applied to simulate module insertion and extraction. The force should be applied in 2 seconds and maintained for 15 seconds.

(2) Insertion/Extraction Durability

Design Guideline: Modules should be capable of withstanding 500 cycles of mating and unmating with no degradation of module performance. The module should also be capable of withstanding 500 cycles of lateral displacement to simulate the use of thermal clamping devices. The backplane of the module's host assembly should be capable of withstanding 500 of the same cycles on each of its module positions.

Analysis Recommendation: A mechanical loads analysis should be performed to verify compliance with the mechanical requirements.

Test Recommendation: Each module/backplane position should be subjected to 500 cycles of insertion/extraction. The maximum specified insertion and extraction forces should be applied in 2 seconds and maintained for 15 seconds. Five hundred lateral displacement cycles should be applied to the module.

(3) Mechanical Vibration-Induced Stresses

Design Guideline: The larger components are more susceptible to mechanical stresses because they have a larger mass and because they are more constrained by the high number of pin-outs that act as attachment points. Module stiffness should be maximized to prevent board flexing resulting in stress fractures at the solder joints or component leadframe.

Analysis Recommendation: Mechanical finite element analysis should be performed to identify module characteristics throughout the specified vibrational environment.

Test Recommendation: Developmental units should be specially instrumented with accelerometers early in the development program. These units could use dummy masses attached using the intended production technique. Standard endurance and qualification tests should be performed in accordance with MIL-STD-810, "Environmental Test Methods and Engineering Guidelines."

(4) Module Torque Stresses

Design Guidelines: The module should be capable of withstanding a 6 inch-pound torque applied in 2 seconds and maintained for 15 seconds in both directions along the header in a direction perpendicular to the plane of the header without detrimental effect to the mechanical or electrical properties of the module.

Analysis Recommendation: A mechanical loads analysis should be performed to verify compliance with the mechanical requirements.

Test Recommendation: The required torque should be applied in 2 seconds and maintained for 15 seconds. During the time the torque is applied, the module should be rigidly supported with a zone between the interface plane and 0.5 inch above the interface panel.

(5) Module Cantilever Load

Design Guideline: The module should be capable of withstanding a force of 2 pounds applied perpendicular to the header height along the center line midway between the two extractor holes.

Analysis Recommendation: A mechanical loads analysis should be performed to verify compliance with the mechanical requirements.

Test Recommendation: The required force should be applied in two directions and should be applied in 2 to 10 seconds and maintained for 10 to 15 seconds without detrimental effect to the header structure.

(6) Module Retention

Design Guideline: Module retention techniques must be carefully designed to integrate the insertion mechanism, required connector insertion force, thermal contact area, and extraction mechanism. Conventional electronics have required the same considerations, but to a lesser degree because of their more conventional housings.

Analysis Recommendation: Specialized analyses should be used to quantify torque requirements and limitations of the wedge-clamping device, lever moments of insertion or extraction devices, tolerance buildups of the module slot and connector placement and mechanical deflections of the backplane.

Test Recommendations: Standard endurance and qualification tests in accordance with MIL-STD-810, "Environmental Test Methods and Engineering Guidelines."

(7) Connector Contact Integrity

Design Guideline: Each contact pin, as mounted in the connector, should withstand a minimum axial force of 20 ounces.

Analysis Recommendation: A mechanical loads analysis should be performed to verify compliance with the mechanical requirements.

Test Recommendation: The required force should be applied in 2 seconds along the length of the contact in either direction and maintained for 15 seconds.

(8) Connector Float

Design Guideline: The connector-to-module interface should be sufficiently flexible to compensate for specified misalignments or tolerance buildup between the module and the backplane connector shells.

Analysis Recommendation: Tolerance review should be performed early in design process.

Test Recommendation: Demonstration testing can be performed easily during the initial mechanical design phase.

(9) Keying Pin Integrity

Design Guideline: When installed in the module, the keying pins should meet the following integrity requirements. Each keying pin should withstand a:

- Torque of 20 inch-ounces
- Pullout force of 9 pounds
- Pushout force of 40 pounds
- · Cantilever load of 10 pounds

Analysis Recommendation: A mechanical loads analysis should be performed to verify compliance with the mechanical requirements.

Test Recommendation: The required forces should be applied to the keying pin in 2 seconds and maintained for 15 seconds.

d. Power Supply Design

(1) Overcurrent Protection

Design Guideline: The power supply should supply 125 percent of its rated output for 2 ± 0.25 seconds, after which the power supply will shut down (shut down is defined as all outputs at less than 1 mv and 1 ma current, but all status and control lines still operating). Operation should not resume until the power supply is reset. In addition, the power supply outputs should be short circuit protected.

Analysis Recommendation: Compliance with the specified operation should be verified throughout the design process.

Test Recommendation: Specified operation of the protective device should be induced by application of the anomalous condition protected against. Correct operation of the protective device should be observed. Normal specified power supply operation should be verified after removal of the anomalous condition.

(2) Overvoltage Protection

Design Guideline: The output should be sensed for overvoltage. An overvoltage on the output should immediately shut down the power supply. Operation should not resume until the power supply is reset. The overvoltage limits should be compatible with device logic absolute maximum limits. The overvoltage protection and sense circuits should be constructed such that an overvoltage on a failed power supply will not cause any other paralleled power supply to also shut down.

Analysis Recommendation: Compliance with the specified operation should be verified throughout the design process.

Test Recommendation: Specified operation of the protective device should be induced by application of the anomalous condition protected against. Correct operation of the protective device should be observed. Normal specified power supply operation should be verified after removal of the anomalous condition.

(3) Abnormal Thermal Operation

Design Guideline: In the event of an above-normal internal temperature, the power supply should be capable of continued operation at a reduced power output. Thermal sense circuits should regulate the output to the extent necessary to keep semiconductor junctions at or below specified levels. The power supply should resume operation at rated output if internal temperatures return to normal.

Analysis Recommendation: Compliance with the specified operation should be verified throughout the design process.

Test Recommendation: Specified operation of the protective device should be induced by application of the anomalous condition protected against. Correct operation of the protective device should be observed. Normal specified power supply operation should be verified after removal of the anomalous condition.

(4) Thermal Shutdown

Design Guideline: When thermal limiting is no longer capable of maintaining internal temperature at an acceptable level, the power supply should automatically shut down. Operation should not resume until the power supply is reset. Temperature sense circuits should remain active during shut down.

Analysis Recommendation: Compliance with the specified operation should be verified throughout the design process.

Test Recommendation: Specified operation of the protective device should be induced by application of the anomalous condition protected against. Correct operation of the protective device should be observed. Normal specified power supply operation should be verified after removal of the anomalous condition.

(5) Power Supply Status Reporting

Design Guideline: There should be an interface on each power supply module that will allow data communication between the power supply and a CPU located on a separate module. Each power supply module will be addressed individually. The data and control lines should interface to the power supply module through the backplane connector. The following power supply parameters should be read by the CPU:

- Overcurrent status
- Overvoltage status
- Thermal limiting mode status
- Thermal shutdown status
- Percentage of full output power available

The following commands should be issued by the CPU to the power supply module:

- Reset
- Percentage of full output power required

Analysis Recommendation: Compliance with the specified operation should be verified throughout the design process.

Test Recommendation: Specified operation of the protective device (i.e., monitoring mechanism and control) should be induced by application of the anomalous condition protected against. Correct operation of the protective device should be observed. Normal specified power supply operation should be verified after removal of the anomalous condition.

(6) Power Supply Input Protection

Design Guideline: The power supply should automatically shut down if the input voltage is not within the specified allowable range, and at any time when the control circuits in the power supply do not have adequate voltage to regulate the outputs. This should include the time during normal start-up when generators are not producing their normal output voltage.

Analysis Recommendation: Compliance with the specified operation should be verified throughout the design process.

Test Recommendation: Specified operation of the protective device should be induced by application of the anomalous condition protected against. Correct operation of the protective device should be observed. Normal specified power supply operation should be verified after removal of the anomalous condition.

(7) Backplane Conditions

Design Guideline: A sufficient number of connector pins should be paralleled so that no backplane connector pin carries more than 5 amps of current.

Analysis Recommendation: Compliance with the specified operation should be verified throughout the design process.

Test Recommendation: Not applicable.

(8) M-of-N Power Supply Redundancy

Design Guideline: The quantity of power supplies for a system of functional elements should be determined to allow uninterrupted operation if one of the power supplies fails. When all power supplies are functional, they should share the system load equally by operating at reduced output. If the system power requirement is less than that available from one power supply, redundancy should not be used unless a critical function is involved.

Analysis Recommendation: Compliance should be verified by electrical loads analysis.

Test Recommendation: Not applicable.

(9) Current Sharing

Design Guideline: The power supplies should be constructed so that units which have the same output voltage may operate in parallel. The design should be such that power supply failures will not cause degradation of parallel power supplies. Each power supply should provide its proportional share (±10%) of the total electric load required at the configured output voltage.

Analysis Recommendation: Compliance with the specified operation should be verified as a part of the design process.

Test Recommendation: A demonstration should be conducted under load to verify that the parallel power supplies power up and power down in unison. Failure and reset of one of the power supplies should be simulated or induced to demonstrate proper operation of the remaining units through the transition.

(10) Protective Device Operation

Design Guideline: During parallel operation, each power supply protective device should be capable of sensing and operating independently of the other power supplies. Master-slave type operation should not be permitted under any circumstances.

Analysis Recommendation: Compliance with the specified operation should be verified as a part of the design process.

Test Recommendation: A demonstration should be conducted under load to verify proper operation of each protective device during parallel operation.

e. Memory Fault Tolerance

(1) Block Masking

Design Guideline: Known locations of defective memory should be mapped out of the memory directories. In this manner, permanently failed cells can be prevented from contributing to double error occurrences in combination with soft errors. At power-up or reinitialization, BIT should perform a memory test routine and leave a memory map of all good blocks. At the conclusion of the memory test routine, all words contained in the memory blocks marked good should have been initialized in an error free data pattern. Program loader software should make use of the good memory block map, the process memory mapping registers, and information stored in program file headers to load distributed operating systems and application programs into the remaining good areas of main memory. Repair or replacement of the module should not be required until the number of remaining good blocks of memory are insufficient to meet operational requirements.

Analysis Recommendation: An analysis should be performed to identify the optimum combination of component/bit mapping, hardware control and software control.

Test Recommendation: Not applicable.

(2) Error Detection/Correction

Design Guideline: As a minimum, single error correct/double error detect code should be used in large bulk semiconductor memories. It should be considered in any application involving large amounts of semiconductor memory, but may impose unacceptable speed and complexity penalties in some applications (e.g., CPU).

Analysis Recommendation: A detailed timing analysis should be conducted to determine the impact of this technique on the specific application.

Test Recommendation: System bench testing should be used to insert faults and confirm expected system operation.

Appendix 5 Reliability Demonstration Testing

- **1.0 Reliability Demonstration Testing:** This appendix presents tables and examples which summarize the following:
 - MIL-HDBK-781 "Reliability Test Methods, Plans and Environments for Engineering Development, Qualification and Production"
 - Confidence Interval Calculations
 - Poisson's Exponential Binomial Limits
- **2.0 MIL-HDBK-781 Test Plans:** Tables 5-1 and 5-2 summarize standard test plans as defined in MIL-HDBK-781. These plans assume an exponential failure distribution. For nonexponential situations the risks are different.

The fixed length test plans (Table 5-1) must be used when the exact length and cost of the test must be known beforehand and when it is necessary to demonstrate a specific MTBF to a predetermined confidence level by the test as well as reach an accept/reject decision.

The probability ratio sequential test (PRST) plans (Table 5-2) will accept material with a high MTBF or reject material with a very low MTBF more quickly than fixed length test plans having similar risks and discrimination ratios. However, different MTBF's may be demonstrated by different accept decision points for the same test plan and the total test time may vary significantly.

Additional guidance on test plan selection is provided in Section T, Topic T5.

- **2.1** Fixed Length Test Plan Example: If the design goal MTBF (θ_0) for a system is specified as 750 hours and Test Plan XID is chosen, the following statements can be made:
 - a. There is a 20 percent probability of rejecting a system whose true MTBF is 750 hours (producers risk).
 - b. There is a 20 percent probability of accepting a system whose true MTBF is 500 hours (consumers risk).
 - c. The lower test MTBF (θ_1) is 500 hours (750/1.5).
 - d. The duration of the test is 10,750 hours (21.5 x 500).
 - e. The test will reject any system which experiences 18 or more failures.
 - f. The test will accept any system which experiences 17 or less failures.

RELIABILITY DEMONSTRATION TESTING

Test	Nominal	Decision	Discrimination			Accept-Reject Failures							
		sks	Ratio	Test Duration	Test Duration	Reject (Equal or More)	Accept						
·	α	β	θ0/θ1	(Multiples of θ ₁)	(Multiples of θ ₀)	<u> </u>							
IXD	10%	10%	1.5	45.0	30.0	37	36						
XD	10%	20%	1.5	29.9	19.93	26	25						
XID	10%	20%	1.5	21.5	14.33	18	17						
XIID	10%	10%	2.0	18.8	9.4	14	13						
XIIID	10%	20%	2.0	12.4	6.2	10	9						
XIVD	20%	20%	2.0	7.8	3.9	6	5						
XVD	10%	10%	3.0	9.3	3.1	6	5						
XVID	10%	20%	3.0	5.4	1.8	4	3						
XVIID	20%	20%	3.0	4.3	1.43	3	2						
XIXD*	30%	30%	1.5	8.0	5.33	. 7	6						
XXD*	30%	30%	2.0	3.7	1.85	3	2						
XXID*	30%	30%	3.0	1.1	.37	1	0						

^{*}Short Run High Risk Test Plans.

Notes:

- 1. Lower Test MTBF (θ₁) is that value of MTBF which is *unacceptable* and will result in a high probability of equipment rejections using MIL-HDBK-781 test plans.
- 2. Upper Test MTBF (θ₀) is that value of MTBF which is *acceptable* and will result in a high probability of equipment acceptance using MIL-HDBK-781 test plans.
- 3. Consumers Risk (β) is the probability of accepting equipment with a true MTBF equal to the lower test MTBF (θ_1) (probability of accepting a bad equipment).
- Producers Risk (α) is the probability of rejecting equipment with a true MTBF equal to the upper test MTBF (θ₀) (probability
 of rejecting a good equipment).
- 5. Discrimination Ratio ($d = \theta_0/\theta_1$) is one of the test plan parameters which is a measure of the power of the test in reaching an accept/reject decision quickly. In general, the higher the discrimination ratio, the shorter the test.

Table 5-2: MI Demonstration

MIL-HDBK-781 on Test Plan (

Summary

PRST Reliability

		Decision sks	Discrimination Ratio		o Accept BF (θ ₁ Mu	Decision Itiples)	Time to Accept Decision in MTBF (θ ₀ Multiples)				
Test Plan	α	β	θ_0/θ_1	Min	Exp ¹	Max	Min	Exp ¹	Max		
ID	10%	10%	1.5	6.6	25.95	49.5	4.4	17.3	33.0		
IID	20%	20%	1.5	4.19	11.4	21.9	2.79	7.6	14.6		
IIID	10%	10%	2.0	4.40	10.2	20.6	2.2	5.1	10.3		
IVD	20%	20%	2.0	2.80	4.8	9.74	1.4	2.4	4.87		
VD	10%	10%	3.0	3.75	6.0	10.35	1.25	2.0	3.45		
VID	20%	20%	3.0	2.67	3.42	4.5	.89	1.14	1.5		
VIID	30%	30%	1.5	3.15	5.1	6.8	2.1	3.4	4.53		
VIIID	30%	30%	2.0	1.72	2.6	4.5	.86	1.3	2.25		

Notes:

- 1. Expected test time assumes a true MTBF is equal to θ_0 .
- 2. Test length should be assumed to be the maximum test time for planning purposes.
- 3. Lower Test MTBF (0₁) is that value of MTBF which is *unacceptable* and will result in a high probability of equipment rejections using MIL-HDBK-781 test plans.
- 4. Upper Test MTBF (θ₀) is that value of MTBF which is *acceptable* and will result in a high probability of equipment acceptance using MIL-HDBK-781 test plans.
- 5. Consumers Risk (β) is the probability of accepting equipment with a true MTBF equal to the lower test MTBF (θ_1) (probability of accepting a bad equipment).
- 6. Producers Risk (α) is the probability of rejecting equipment with a true MTBF equal to the upper test MTBF (θ_0) (probability of rejecting a good equipment).
- 7. Discrimination Ratio ($d = \theta_0/\theta_1$) is one of the test plan parameters which is a measure of the power of the test in reaching an accept/reject decision quickly. In general, the higher the discrimination ratio, the shorter the test.

- **2.2 PRST Test Plan Example:** If the design goal MTBF (θ_0) for a system is specified as 750 hours and Test Plan IID is chosen, the following statements can be made:
 - a. There is a 20 percent probability of rejecting a system whose true MTBF is 750 hours (producers risk).
 - b. There is a 20 percent probability of accepting a system whose true MTBF is 500 hours (consumers risk).
 - c. The lower test MTBF (θ_1) is 500 hours (750/1.5).
 - d. The minimum time to an accept decision is 2095 hours (4.19 x 500).
 - e. The expected time to an accept decision is 5700 hours (11.4 x 500). (Expected time to decision based on assumption of a true MTBF equal to θ_0).
 - f. The maximum time to reach an accept decision is 10950 hours (21.9 x 500).
- 3.0 Confidence Level Calculation (Exponential Distribution): There are two ways to end a reliability test, either on a specified number of failures occurring (failure truncated), or on a set period of time (time truncated). There are usually two types of confidence calculations of interest, either one sided (giving the confidence that an MTBF is above a certain value) or two sided (giving the confidence that an MTBF is between an upper and lower limit). Table 5-4 provides a simple means to estimate one or two sided confidence limits. Multiply the appropriate factor by the observed total life (T) to obtain the desired confidence interval.

Example 1 - Failure Truncated Test with Replacement: Twenty items are tested and replaced until 10 failures are observed. The tenth failure occurs at 80 hours. Determine the mean life of the items and the one-sided and two-sided 95% confidence intervals for the MTBF.

Solution: The mean life is (20 items) (80 hours/items) / 10 failures = 160 hours. From Table 5-4, Note 2 applies, d = (2)(10) = 20. The following factors are obtained from the table:

```
95% two-sided lower factor = .0585
95% two-sided upper factor = .208
95% one-sided lower factor = .0635
```

Multipling these factors by 1600 total part hours (i.e., (20 items) (80 hours/item)) results in a 95% confidence that the MTBF is between 94 hours and 333 hours, or a 95% confidence that the MTBF is at least 102 hours.

Table 5-4: Factors for Calculation of Mean Life Confidence Intervals from Test Data

									200.0	10.00	3.007	1.481	606.	.645	.500	.385	.322	.270	.232	.200	.178	.161	.145	.131	.122	.111	.103	9960.				
									100.0	6.667	2.3077																.0971	- 1				
								Limit	39.58	4.102	1.613	.921	009.	.454	.355	.290	.243	.208	.182	.161	.144	.131	.119	.109	.101	6860.	.0874	.0820				
stribution)	-Sided	p	Sided	P				Upper Limit	19.388	2.826	1.221	0.733	.508	.383	.305	.251	.213	.184	.162	.144	.130	.118	.108	7660.	.0925	6680.	.0804	.0756				
(Assumption of Exponential Distribution)	99-1/2% One-Sided	99% One-Sided	97-1/2% One-Sided	95% One-Sided	90% One-Sided				9.462	1.882	606.	.573	.411	.317	.257	.215	.184	.158	.142	.128	.116	.106	.0971	6680.	.0834	.0781	.0732	.0689				
of Expon		666	97-1	95%	O %06	60% Two-Sided	80% One-Sided		4.47	1.21	.652	.437	.324	.256	.211	.179	.156	.137	.123	.111	.101	.0927	.0856	.0795	.0742	9690.	.0656	.0619				
umption	99% Two-Sided	98% One-Sided	95% Two-Sided	90% Two-Sided	5-Sided	₩T %09	80% Or		.619	.334	.234	.181	.149	.126	.109	9260.	.0878	6620.	.0732	9290.	.0629	.0588	.0551	.0519	.0491	.0466	.0443	.0423				
(Ass	%66) %86	95% T	1 %06	80% Two-Sided				.433	.257	.188	.150	.125	.107	.0948	.0848	6920.	.0703	.0648	.0601	.0561	.0527	.0496	.0469	.0445	.0423	.0404	.0386				
		1 1 1 1										r Limit	.333	.210	.159	.129	.109	.0952	.0843	.0760	.0693	.0635	.0589	.0548	.0513	.0483	.0456	.0433	.0411	.0392	.0375	.0359
			Lower	.272	.180	.139	.114	9260.	.0856	.0765	.0693	.0633	.0585	.0543	.0507	.0476	.0449	.0425	.0404	.0385	.0367	.0351	.0337									
					.217	.151	.119	.100	.0857	.0759	0690.	.0625	.0571	.0531	.0495	.0463	.0438	.0413	6660.	.0374	.0357	.0342	.0327	.0314								
	Ĺ								.185	.135	.108	6060	0800	.0702	.0635	.0588	.0536	.0500	.0465	.0439	.0417	.0392	.0373	.0355	6880.	.0325	.0311	.0299				
				_				0	7	4	ဖ	œ	9	12	4	16	18	50	22	24	56	28	30	32	34	36	38	40				

Notes: 1.

Multiply value shown by total part hours to get MTBF figures in hours. d = 2 (# of failures accumulated at test termination). For the lower limit on tests truncated at a fixed time where the number of failures occurring is less than the total number of items placed on test initially, use: d = 2 (# of failures accumulated at test termination +1).

Example 2 - Time Terminated Test without Replacement: Twenty items are placed on test for 100 hours with seven failures occuring at the 10, 16, 17, 25, 31, 46 and 65 hour points. Determine the one-sided lower 90% confidence interval.

Solution: The total number of part hours accumulated is:

10 + 16 + 17 + 25 + 31 + 46 + 65 + (13 non-failed items) (100 hours) = 1510 hrs.

The MTBF is 1510 hours/7 failures = 216 hrs.

From Table 5-4, Note 3 applies, d = 2(7+1) = 16.

The factor from the table is .0848 for the 90% one-sided lower limit. Therefore, we are 90% confident that the MTBF is greater than (.0848)(1510 hours) = 128 hours.

4.0 Poisson Distribution: The Poisson distribution is useful in calculating the probability that a certain number of failures will occur over a certain length of time for systems exhibiting exponential failure distributions (e.g., non-redundant electronic systems). The Poisson model can be stated as follows:

$$P(r) = \frac{e^{-\lambda t} (\lambda t)^r}{r!}$$

where

P(r) = probability of exactly r failures occurring

λ = the true failure rate per hour (i.e., the failure rate which would be exhibited over an infinite period)

t = the test time

r = the number of failure occurrences

e = 2.71828...

! = factorial symbol (e.g., $4! = 4 \times 3 \times 2 \times 1 = 24$, 0! = 1, 1! = 1)

The probability of exactly 0 failures results in the exponential form of this distribution which is used to calculate the probability of success for a given period of time (i.e., $P(0) = e^{-\lambda t}$). The probability of more than one failure occurring is the sum of the probabilities of individual failures occurring. For example, the probability of two or less failures occurring is P(0) + P(1) + P(2). Table 5-5 is a tabulation of exact probabilities used to find the probability of an exact number of failures occurring. Table 5-6 is a tabulation of *cumulative* probabilities used to find the probability of a specific number of failures, or less, occurring.

4.1 Poisson Example 1: If the true MTBF of a system is 200 hours and a reliability demonstration test is conducted for 1000 hours, what is the probability of accepting the system if three or less failures are allowed?

Solution: Expected number of failures =
$$\lambda t = \frac{t}{MTBF} = \frac{1000}{200} = 5$$

From Table 5-6, the probability of three or less failures (probability of acceptance) given that five are expected is .265. Therefore, there is only a 26.5 percent chance that this system will be accepted if subjected to this test.

4.2 Poisson Example 2: A system has an MTBF of 50 hours. What is the probability of two or more failures during a 10 hour mission?

Solution: Expected number of failures =
$$\frac{t}{MTBF} = \frac{10}{50} = .2$$

The probability of two or more failures is one minus the probability of one or less failures. From Table 5-6, $P(r \le 1)$ when .2 are expected is .982.

$$P(r \ge 2) = 1 - P(r \le 1)$$

$$1 - .982 = .018$$

Therefore, there is a very remote chance (1.8 percent) that a system with a 50 hour MTBF will experience two or more failures during a 10 hour mission.


4.3 Poisson Example 3: A system has an MTBF of 50 hours. What is the probability of experiencing two failures during a 10 hour mission?

Solution: Expected number of failures =
$$\frac{t}{MTBF} = \frac{10}{50} = .2$$

From Table 5-5, the probability of experiencing exactly two failures when .2 are expected is .017 or 1.7 percent. It should be noted that the probability of experiencing two or more failures, as determined in the last example, can also be determined from this table by adding P(r=2) + P(r=3) when .2 are expected.

Table 5-5: Summation of Terms of Poisson's Exponential Binomial Limit

1000 times the probability of **exactly r** failure occurrences given an average number of occurrences equal to λt .




	21																													
	82																													
	19																													
	8																													
	17																												90	001
	16																									00	00	90	90	005
	5																						00	80	00	005	005	003	003	004
	4																			8	8	8	9	005	803	904	905	900	200	600
	13																9	00	00	005	005	003	90	902	900	800	010	012	014	210
	12												90	9	8	9	005	603	903	90	900	200	600	011	014	016	019	023	056	030
	F										00	00	00	005	003	90	900	900	800	910	013	016	019	022	026	031	035	040	045	020
	9							90	00	005	005	003	904	900	200	600	012	015	018	022	970	030	036	041	047	052	029	064	070	077
	6					00	00	00	003	904	900	800	010	013	017	021	026	031	036	042	048	055	062	690	9/0	085	680	095	101	107
	8	8	8	8	005	005	904	900	800	110	015	919	024	030	036	043	020	058	065	073	081	680	960	103	110	116	121	126	130	134
	-	805	005	90	002	600	012	910	022	028	035	045	051	090	690	078	087	960	104	112	120	127	133	138	142	145	147	149	149	148
	9	200	010	013	018	054	032	041	020	80	071	083	093	1 0	114	124	132	5	146	151	155	158	8	161	<u>₹</u>	158	156	153	149	144
	2	97	031	920	047	990	074	087	5	114	127	138	148	156	<u>छ</u>	169	173	175	175	175	173	170	59	161	55	149	142	135	128	120
	4	073	081	960	109	125	141	156	168	178	186	191	195	195	194	192	188	182	175	168	160	141	143	134	125	116	107	660	091	083
	က	160	17	180	196	209	218	223	224	223	218	212	204	195	185	174	163	152	40	130	119	108	860	680	081	072	065	058	052	046
	2	897	270	271	268	262	251	238	224	508	103	177	162	147	132	119	106	095	084	074	990	028	65	045	939	034	930	026	022	019
	-	298	284	271	244	217	193	170	149	130	114	660	082	073	963	054	046	040	034	059	024	021	017	015	012	5	600	002	900	902
	0	165	150	35	Ξ	9	074	061	020	041	933	027	022	018	015	012	910	800	00	902	8	904	003	005	005	00	8	8	8	8
EXD	Faii	1.8	1.9	2.0	2.2	2.4	5.6	2.8	3.0	3.2	3.4	3.6	3.8	4.0	4.2	4.4	4.6	4.8	5.0	5.2	5.4	5.6	5.8	6.0	6.2	6.4	9.9	6.8	7.0	7.2

Fail																						
γŧ	o	+	7	3	4	2	ဖ	7	ھ	6	2	F	12	5	7	15	9	17	8	9	8	21
7.4 001 005 017	901	902	017	041	9/0	113	139	147	136	112	88	929	934	050	910	905	905	8				
7.6	8	903	014	037	070	106	134	145	138	117	086	061	033	023	012	900	903	90	8			
7.8	8	800	012	032	983	660	128	143	139	121	094	290	043	056	014	200	904	005	8			
8.0	8	005	910	029	057	092	122	139	139	124	660	072	048	059	210	600	904	00	9			
8.2	8	005	60	025	041	98	115	136	139	127	104	140	052	033	910	910	902	800	9			
8.4	8	005	808	022	047	078	109	131	138	129	108	88	058	037	025	013	900	800	8	8		
9.6	8	005	200	019	042	072	55	127	137	130	112	88	963	042	025	015	800	9	005	8		
8.8	8	8	900	017	038	990	097	122	134	131	116	260	890	946	029	017	600	909	005	9		
0.6	8	8	902	015	034	061	931	117	132	132	118	860	072	020	035	019	110	900	003	9	8	
9.2	8	00	904	013	030	055	085	111	128	131	120	101	077	055	920	022	013	200	003	005	9	
9.4	8	8	90	011	027	020	080	106	125	131	123	5	082	029	940	025	014	800	90	005	8	
9.6	8	8	803	600	023	045	073	5	12	129	124	108	087	064	044	028	017	600	902	005	8	00
8.6	8	8	005	600	021	041	999	960	117	127	125	Ξ	160	990	048	031	919	110	900	003	8	00
10.0	8	00	005	200	018	037	983	060	112	125	125	7	98	073	052	035	022	013	200	004	805	100

Table 5-6: Summary of Terms of Poisson's Exponential Binomial Limit

1000 times the probability of ${\bf r}$ or less failure occurrences given an average number of occurrences equal to λt .



1	8																															000
	21																														1000	•
į	20																												8	8		•
																												0			666	
	19																							_	_	_	_	1000	666	666	866	997
	#																										1000	666	666	866	966	993
	1																				1000	1000	1000	666	666	666	666	966	266	995	166	986
	9																	1000	1000	1000	666	666	666	666	866	966	266	966	993	686	982	973
	2															1000	1000	666	666	666	666	866	966	266	966	366	993	992	986	978	296	951
	4												1000	1000	1000	666	666	866	866	266	266	966	984	993	991	686	986	983	973	959	940	917
	5									000	1000	1000	666	666	666	866	266	966	366	994	992	066	287	984	980	926	971	996	949	926	868	864
	72						1000	1000	1000	666	666	666	866	266	966	362	993	166	686	986	982	878	973	296	961	954	945	936	606	976	936	792
_	F				1000	1000	666	666	666	866	266	966	362	993	990	988	984	980	975	696	963	955	947	937	956	915	305	888	849	803	752	269
	2	900	000	00	666	666	968	282	966	994	365	066	986	982	277	972	965	957	949	939	927	915	901	887	871	854	835	916	763	902	545	583
	6	666	666	866	397	966	96	385	686	-	086	-	-	096	921	<u>4</u>	62	916	8	986	698	920	- 8	10	. 88	765	741	717		287	83	82
	8		966		992		-	979																			520 7	593	_		392	•
	_	992 9		•	977 9				-					845 9											_	_	_	453 5		324 4	``	``
	္မ	926			-	-	-	-	-	-																	-	•		•	••	_
	5							5 889																			338	1 313		••		7
			-	~	~	~	3 816	•	-	720	_		0 616			512	•	5 446					•			•	210	_		5 116	680 (90
	4	848		·	4		668		290	551		·	·	406											140		112		_	055	_	029
	3		_	_	_	-	·	433						238														942				_
	2																										016					
	-	231	199	171	147	126	107	085	078	990	056	948	8	93	059	024	22	017	015	012	010	600	004	900	002	8	8	80	005	8	8	00
	0	061	92	울	88	027	8	018	015	012	910	8	902	8	8	ğ	8	8	8	8	8	9	8	8	9	6	8	8	8	8	8	8
X 돌	74	2.8	3.0	3.2	3.4	3.6	3.8	4.0	4.2	4.4	4.6	4.8	5.0	5.2	5.4	5.6	5.8	6.0	6.2	6.4	9.9	6.8	2.0	7.2	7.4	9.7	7.8	8.0	8.5	9.0	9,5	10.0

Appendix 6 Reliability Growth Testing

		2
,		

1.0 RGT Definition: MIL-STD-785 distinguishes reliability growth testing (RGT) from reliability qualification testing (RQT) as follows:

Reliability Growth Test (RGT): A series of tests conducted to disclose deficiencies and to verify that corrective actions will prevent recurrence in the operational inventory. (Also known as "TAAF" testing).

Reliability Qualification Test (RQT): A test conducted under specified conditions, by, or on behalf of, the government, using items representative of the approved production configuration, to determine compliance with specified reliability requirements as a basis for production approval. (Also known as a "Reliability Demonstration," or "Design Approval" test.)

2.0 RGT Application Effectiveness: An effective way to explain the concept of RGT is by addressing the most frequently asked questions relative to its use as summarized from "Reliability Growth Testing Effectiveness" (RADC-TR-84-20). For more information consult this reference and MIL-HDBK-189, "Reliability Growth Management."

Who pays for the RGT? Does the government end up paying more? The usual case is that the government pays for the RGT as an additional reliability program cost and in stretching out the schedule. The savings in support costs (recurring logistics costs) exceed the additional initial acquisition cost, resulting in a net savings in Life Cycle Cost (LCC). The amount of these savings is dependent on the quantity to be fielded, the maintenance concept, the sensitivity of LCC to reliability and the level of development required. It is the old "pay me now or pay me later situation" which in many cases makes a program manager's situation difficult because his or her performance is mainly based on the "now" performance of cost and schedule.

Does RGT allow contractors to "get away with" a sloppy initial design because they can fix it later at the government's expense? It has been shown that unforeseen problems account for 75% of the failures due to the complexity of today's equipment. Too low an initial reliability (resulting from an inadequate contractor design process) will necessitate an unrealistic growth rate in order to attain an acceptable level of reliability in the allocated amount of test time. The growth test should be considered as an organized search and correction system for reliability problems that allows problems to be fixed when it is least expensive. It is oriented towards the efficient determination of corrective action. Solutions are emphasized rather than excuses. It can give a nontechnical person an appreciation of reliability and a way to measure its status.

Should all development programs have some sort of growth program? The answer to this question is yes in that all programs should analyze and correct failures when they occur in prequalification testing. A distinction should be in the level of formality of the growth program. The less challenge there is to the state-of the-art, the less formal (or rigorous) a reliability growth program should be. An extreme example would be the case of procuring off-the-shelf equipment to be part of a military system. In this situation, which really isn't a development, design flexibility to correct reliability problems is mainly constrained to newly developed

interfaces between the "boxes" making up the system. A rigorous growth program would be inappropriate but a failure reporting and corrective action system (FRACAS) should still be implemented. The other extreme is a developmental program applying technology that challenges the state-of-the-art. In this situation a much greater amount of design flexibility to correct unforeseen problems exists. Because the technology is so new and challenging, it can be expected that a greater number of unforeseen problems will be surfaced by growth testing. All programs can benefit from testing to find reliability problems and correcting them prior to deployment, but the number of problems likely to be corrected and the cost effectiveness of fixing them is greater for designs which are more complex and challenging to the state-of-the-art.

How does the applicability of reliability growth testing vary with the following points of a development program?

- (1) Complexity of equipment and challenge to state-of-the-art? The more complex or challenging the equipment design is, the more likely there will be unforeseen reliability problems which can be surfaced by a growth program. However, depending on the operational scenario, the number of equipments to be deployed and the maintenance concept, there may be a high LCC payoff in using a reliability growth program to fine tune a relatively simple design to maximize its reliability. This would apply in situations where the equipments have extremely high usage rates and LCC is highly sensitive to MTBF.
- (2) Operational environment? All other factors being equal, the more severe the environment, the higher the payoff from growth testing. This is because severe environments are more likely to inflict unforeseen stress associated with reliability problems that need to be corrected.
- (3) Quantity of equipment to be produced? The greater the quantities of equipment, the more impact on LCC by reliability improvement through a reliability growth effort.

What reliability growth model(s) should be used? The model to be used, as MIL-HDBK-189 says, is the simplest one that does the job. Certainly, the Duane is most common, probably with the AMSAA developed by Dr. Larry H. Crow of the Army Materiel Systems Analysis Activity second. They both have advantages; the Duane being simple with parameters having an easily recognizable physical interpretation, and the AMSAA having rigorous statistical procedures associated with it. MIL-HDBK-189 suggests the Duane for planning and the AMSAA for assessment and tracking. When an RQT is required, the RGT should be planned and tracked using the Duane model; otherwise, the AMSAA model is recommended for tracking because it allows for the calculation of confidence limits around the data.

Should there be an accept/reject criteria? The purpose of reliability growth testing is to uncover failures and take corrective actions to prevent their recurrence. Having an accept/reject criteria is a negative contractor incentive towards this purpose. Monitoring the contractor's progress and loosely defined

thresholds are needed but placing accept/reject criteria, or using a growth test as a demonstration, defeat the purpose of running them. A degree of progress monitoring is necessary even when the contractor knows that following the reliability growth test he will be held accountable by a final RQT. Tight thresholds make the test an RQT in disguise. Reliability growth can be incentivized but shouldn't be. To reward a contractor for meeting a certain threshold in a shorter time or by indicating "if the RGT results are good, the RQT will be waived," the contractor's incentive to "find and fix" is diminished. The growth test's primary purpose is to improve the design, not to evaluate the design.

What is the relationship between an RQT and RGT? The RQT is an "accounting task" used to measure the reliability of a fixed design configuration. It has the benefit of holding the contractor accountable some day down the road from his initial design process. As such, he is encouraged to seriously carry out the other design related reliability tasks. The RGT is an "engineering task" designed to improve the design reliability. It recognizes that the drawing board design of a complex system cannot be perfect from a reliability point of view and allocates the necessary time to fine tune the design by finding problems and designing them out. Monitoring, tracking and assessing the resulting data gives insight into the efficiency of the process and provides nonreliability persons with a tool for evaluating the development's reliability status and for reallocating resources when necessary. The forms of testing serve very different purposes and complement each other in development of systems and equipments. An RGT is not a substitute for an RQT or any other reliability design tasks.

How much validity/confidence should be placed on the numerical results of RGT? Associating a hard reliability estimate from a growth process, while mathematically practical, has the tone of an assessment process rather than an improvement process, especially if an RQT assessment will not follow the RGT. In an ideal situation, where contractors are not driven by profit motives, a reliability growth test could serve as an improvement and assessment vehicle. Since this is not the real world, the best that can be done if meaningful quantitative results are needed without an RQT, is to closely monitor the contractor RGT. Use of the AMSAA models provides the necessary statistical procedures for associating confidence levels with reliability results. In doing so, closer control over the operating conditions and failure determinations of the RGT must be exercised than if the test is for improvement purposes only. A better approach is to use a less closely controlled growth test as an improvement technique (or a structured extension of FRACAS, with greater emphasis on corrective action) to fine tune the design as insurance of an accept decision in an RQT. With this approach, monitoring an improvement trend is more appropriate than development of hard reliability estimates. Then use a closely controlled RQT to determine acceptance and predict operational results.

3.0 Duane Model: Because the Duane model is the one most commonly used, it will be further explained. The model assumes that the plot of MTBF versus time is a straight line when plotted on log-log paper. The main advantage of this model is that it is easy to use. The disadvantage of the model is it assumes that a fix is incorporated immediately after a failure occurs (before further test time is accumulated). Because fixes are not developed and implemented that easily in real

life, this is rarely the case. Despite this problem, it is still considered a useful planning tool. Below is a brief summary of the Duane model.

a. Growth Rate
$$\alpha = \frac{\Delta MTBF}{\Delta TIME}$$

b. Cumulative MTBF
$$MTBF_C = \frac{1}{\kappa} T^{\alpha}$$

c. Instantaneous MTBF
$$MTBF_1 = \frac{MTBF_C}{1 - \alpha}$$

d. Test Time
$$T = \left[\text{ (MTBF}_1 \text{) (K) (1-}\alpha \text{)} \right]^{\frac{1}{\alpha}}$$

e. Preconditioning period at which system will realize an initial MTBF of MTBF $_{f c}$

$$T_{pc} = \frac{1}{2} \text{ (MTBFPRED)}$$

where

k = a constant which is a function of the initial MTBF

 α = the growth rate T = the test time

The instantaneous MTBF is the model's mathematical representation of the MTBF if all previous failure occurrences are corrected. Therefore, there is no need to selectively purge corrected failures from the data.

The scope of the up-front reliability program, severity of the use environment and system state-of-the-art can have a large effect on the initial MTBF and, therefore, the test time required. The aggressiveness of the test team and program office in ensuring that fixes are developed and implemented can have a substantial effect on the growth rate and, therefore, test time. Other important considerations for planning a growth test are provided in Table 6-1.

Table 6-1: RGT Planning Considerations

- To account for down time, calendar time should be estimated to be roughly twice the number of test hours.
- A minimum test length of 5 times the predicted MTBF should always be used (if the Duane Model estimates less time). Literature commonly quotes typical test lengths of from 5 to 25 times the predicted MTBF
- For large MTBF systems (e.g., greater than 1000 hours), the preconditioning period equation does not hold; 250 hours is commonly used.
- The upper limit on the growth rate is .6 (growth rates above .5 are rare).

4.0 Prediction of Reliability Growth Expected: It is possible to estimate the increase in reliability that can be expected for an equipment undergoing a reliability growth development program. The methodology to do this is documented in RADC-TR-86-148 "Reliability Growth Prediction."

4.1 Terms Explained:

 λ_p = MIL-HDBK-217 predicted equipment failure rate (failures per hour).

F_m = Equipment maturity factor. Estimated as the percentage of the design which is new.

 K_1 = Number of failures in the equipment prior to test.

$$K_1 = 30,000 \times F_m \times \lambda_p$$

F_A = Test acceleration factor, based on the degree to which the test environment cycle represents the operational environmental cycle.

$$F_A = \frac{T_{OPERATIONAL}}{T_{TEST}} = \frac{Length \ of \ operational \ life}{Length \ of \ test \ cycle}$$

$$K_2 = \frac{0.0005}{6.5} (F_A)$$

4.2 Prediction Procedure:

a. Calculate the equipment MTBF prior to test, MTBF(o):

MTBF(o) =
$$\left[\lambda_p + \frac{0.0005K_1}{6.5}\right]^{-1}$$

b. Calculate the equipment MTBF after "t" hours of growth testing:

$$MTBF(t) = \frac{F_A}{(F_A)(\lambda_p) + K_1K_2e^{-K_2t}}$$

c. Percent MTBF Improvement = $\frac{MTBF(t)}{MTBF(0)}$ x 100

4.3 Example:

To illustrate application of the reliability growth prediction procedure, consider the following hypothetical example of an avionics equipment to be subjected to reliability growth testing during full-scale development. The following assumptions are made:

- 40 percent of the equipment is new design; the remainder is comprised of mature, off-the-shelf items.
- The MIL-HDBK-217 MTBF prediction is 300 hours ($\lambda_p = 1/300$).
- An RGT program is to be conducted during which 3000 hours will be accumulated on the equipment.
- · The operational cycle for the equipment is a ten-hour aircraft mission.
- The test profile eliminates the period of operation in a relatively benign environment (e.g., the cruise portion of the mission) resulting in a test cycle of two hours.

The predicted number of failures in the equipment prior to testing is:

$$K_1 = 30,000 \times (0.4) \times (1/300) = 40$$

The initial MTBF is:

MTBF(o) =
$$\left[\frac{1}{300} + \frac{0.005(40)}{6.5}\right]^{-1}$$
 = 156 hours

The test acceleration factor is:

$$F_A = \frac{10}{2} = 5$$

The rate of surfacing failures during the test is:

$$K_2 = \left(\frac{0.0005}{6.5}\right) \times 5 = 0.0003846$$

The equipment MTBF after incorporation of corrective actions to eliminate those failures identified in the RGT program is:

MTBF(3000) =
$$\frac{5}{(5 \times \frac{1}{300} + 40 \times 0.0003846 \text{ e}^{0.0003846 \times 3000})}$$
 = 232 hours

Hence, the predicted reliability growth is from an initial MTBF of 156 hours to an improved MTBF of 232 hours, approximately a 50 percent improvement.

Appendix 7 Maintainability/Testability Demonstration Testing

- 1.0 Testing: This appendix presents a listing of the possible maintainability demonstration plans as determined from MIL-STD-471 "Maintainability Verification Demonstration/Evaluation" and general plans for testability demonstrations. In most circumstances, maintainability and testability demonstrations are linked together and tested concurrently. Concurrent testing is cost effective and reduces the total number of tasks that must be demonstrated.
- **2.0 Maintainability:** For maintainability there are two general classes of demonstration: tests that use naturally occurring failures, and tests that require induced failures. Natural failure testing requires a long test period, while induced testing is only limited to the time to find fix the fault. To run a thirty task test using induced faults, the test time should be less than a week while a natural failure test could require six months or more depending on the failure frequency.
- 2.1 Maintainability Test Recommendations (See Table 7-1 for complete MIL-STD-471 Test Plan listing.)
 - Test plan eight should be used if dual requirements of the mean and either 90th or 95th percentile of maintenance times are specified and a lognormal distribution is expected.
 - Test plan nine should be used for mean corrective maintenance, mean preventive maintenance or combination of corrective and preventive maintenance testing. Any underlying distribution can be used in this test plan.
 - The sample size of the tasks to be demonstrated should exceed 400 to reduce the risk of biasing the test results.
 - The task samples must be based on the failure rate distribution of the equipment to be tested.
 - Final selection of the tasks to be demonstrated must be performed by the procuring activity just prior to test.
- **3.0 Testability:** Three parameters which are usually tested in a testability demonstration are: the fault detection capability, the fault isolation capability, and the false alarm rate. Fault detection and isolation parameters are demonstrated using induced faults, while false alarm demonstrations are based on naturally occurring events. (See Table 7-2 for more information on testability demonstration.)

3.1 Testability Test Recommendations:

- Fault detection and isolation testing should be combined.
- Test samples should exceed 400 to reduce any bias.
- The test samples should be based on the failure rate distribution of the equipment to be tested.
- False alarm demonstration should be a data collection effort using all the contractor planned tests such as acceptance testing and initial operating tests (IOT).

Table 7-1: Maintainability Demonstration Test Plan Summary

1-A Mean • Log Normal Distribution Note 1 Natural Occurring Paintees of Stratified Percentile Prior Knowledge of Paintees of Stratified Paintees of Stratified Paintees of Stratified Percentile Note 3 2 Critical Variance Percentile • Prior Knowledge of Variance Percentile Note 2 Natural Occurring Note 3 3 Critical Maintenance Maintenance Percentile • None Prior Knowledge of Maintenance Percentile Note 2 Natural Occurring Paintees Occurring Paintees Occurring Paintees or Stratified Paintees Occurring Paintees Paintees Occurring Paintees Paintees Paintees Occurring Paintees Pai	MIL-STD-471 Test Method	Test Varlable	Distribution Assumptions	Sample Size	Repair Sample e Selection	Confidence Level
Prior Knowledge of Matural Occurring Percentile - Log Normal Distribution Assumption Note 2 Random Sampling Variance Critical - Drior Knowledge of Maintenance Time or Median - A Specific Variance Chargeable - None Chargeable - None Chargeable - None So Minimum Failures or Stratified Failures or Stratified Pandom Sampling Chargeable - None So Minimum Failures Cocurring Failures or Stratified Failures Fai	1-A	Меал	 Log Normal Distribution 	Note 1	Natural Occurring Failures or Stratified	Note 3
Mean • No Distribution Assumption Note 1 Natural Occurring Failures or Stratified Pandom Sampling Variance Prior Knowledge of Variance Pandom Sampling Pandom Pandom Pandom Pandom Sampling Pandom Pandom Sampling Pandom Pandom Sampling Pandom			 Prior Knowledge of Variance 		Random Sampling	
Prior Knowledge of Variance Critical - Log Normal Distribution Note 2 Natural Occurring Percentile Percentile - Log Normal Distribution Note 2 Failures or Stratified Pandom Sampling Variance Critical - None Note 2 Random Sampling Maintenance Manhours Median - A Specific Variance 20 Random Sampling Failures or Stratified Pandom Sampling Chargeable - None Sampling Failures or Stratified Failures Chargeable - None Variable, Natural Occurring Failures Downtime per Failures Man-hour Rate - None Variable Failures Man-hour Rate - None Sampling Failures Man-hour Rate - None Sampling Failures Failures Failures Occurring Failures Failures Failures Stratified Failures	1-8	Mean		Note 1	Natural Occurring Failures or Stratified	Note 3
Critical • Log Normal Distribution Note 2 Raural Occurring Percentile • Prior Knowledge of Pandom Sampling Variance Oritical • None None Random Sampling Pandom Pa			 Prior Knowledge of Variance 		Random Sampling	
Critical	7	Critical Percentile	 Log Normal Distribution 	Note 2	Natural Occurring Failures or Stratified	Note 3
Critical • None Note 2 Natural Occurring Failures or Stratified Time or Manhours Median • A Specific Variance 20 Random Sampling Chargeable • None Variable, Matural Occurring Failures Downtime per Flight Man-hour Rate • None Variable Failures Man-hour Rate • None Variable Failures Man-hour Rate • None So Minimum Natural Occurring Failures Man-hour Rate • None So Minimum Natural Occurring Failures Man-hour Rate • None So Minimum Natural Occurring Failures Man-hour Rate • None So Minimum Natural Occurring Failures Man-hour Rate • None Sampling			 Prior Knowledge of Variance 		Random Sampling	
Manhours Median • A Specific Variance 20 Chargeable • None 20 Random Sampling Chargeable • None 50 Minimum Failures Downtime per Flight Man-hour Rate • None 30 Minimum Natural Occurring Man-hour Rate • None 30 Minimum Ratilied Failures or Stratified Failures Sumpling Failures or Stratified	ဧ	Critical	• None	Note 2	Natural Occurring	Note 3
Time or Manhours Median • A Specific Variance 20 Railures or Stratified • Log Normal Distribution Chargeable • None Variable, Natural Occurring Maintenance Downtime per Flight Man-hour Rate • None Variable Failures Man-hour Rate • None 30 Minimum Natural Occurring Failures or Stratified Failures Man-hour Rate • None Failures or Stratified		Maintenance			Failures or Stratified	
Median • A Specific Variance 20 Natural Occurring Failures or Stratified • Log Normal Distribution • Log Normal Distribution Variable, Natural Occurring Failures Natural Occurring Failures Chargeable Maintenance Downtime per Flight Variable Pailures Natural Occurring Failures Man-hour Rate Man-hour Rate Man-hour Rate Pailures or Stratified None Failures or Stratified		Time or Manhours			Random Sampling	
Chargeable None Variable, Natural Occurring Maintenance S0 Minimum Failures Downtime per Flight Man-hour Rate None 30 Minimum Natural Occurring Man-hour Rate None 30 Minimum Natural Occurring Failures Man-hour Rate Some Stratified Failures or Stratified Random Sampling	4	Median	A Specific Variance	20	Natural Occurring Failures or Stratified	.90 (Note 5)
Chargeable • None Variable, Natural Occurring Maintenance Downtime per Flight Man-hour Rate • None Variable Failures Man-hour Rate • None 30 Minimum Natural Occurring Failures or Stratified Random Sampling			 Log Normal Distribution 		Random Sampling	
Man-hour Rate • None Variable Natural Occurring Failures Man-hour Rate • None 30 Minimum Natural Occurring Failures or Stratified Random Sampling	വ	Chargeable Maintenance Downtime per Flight	• None	Variable, 50 Minimum	Natural Occurring Failures	Note 3
None 30 Minimum Natural Occurring Failures or Stratified Random Sampling	9	Man-hour Rate	• None	Variable	Natural Occurring Failures	Note 3
Failures or Stratified Random Samolind	7	Man-hour Rate	• None	30 Minimum	Natural Occurring	Note 3
					Failures or Stratified Random Sampling	

MIL-STD-471 Test Method	Test Variable	Distribution Assumptions	Sample Size	Repair Sample Selection	Confidence Level
8	Mean and Percentile Dual Percentile	Log NormalNone	Variable (Sequential Test Plan)	Natural Occurring or Simple Random Sampling	Moderate to High
9	Mean (Corrective Task Time, Prev Maint. Time, Downtime) Mmax (90 or 95 percentile)	• None	30 Minimum	Natural Occurring or Stratified Random Sampling	Note 3
10	Median (Corrective Task Time, Prev. Maint. Task Time) M _{max} (95 Percentile) Corrective Maint. Task Time, Prev. Maint. Task Time	• None	50 Minimum	Natural Occurring Failures or Stratified Random Sampling	Note 3
11	Mean (Prev. Maint. Task Time) M _{max} (Prev. Maint. Task Time, at any Percentile)	• None	All possible tasks	All	NA

- Notes:
 30 minimum, depends on confidence interval required.
 Depends on confidence interval required.
 Must be defined as part of requirement.
 See Topic T6 for Maintainability Demonstration Plan Selection.
 Based on empirical data over 25 years old.

Testability Demonstration Plans

Table 7-2:

بد	
\sim	
¥	
S	
ROME LABORATORY RELIABILITY ENGINEER'S I	
\subseteq	
2	
ᅋ	
O	•
Ť	
⋍	
ہر	
コ	
O)
Ť	
2	
_	
\mathbf{T}	
≈	
ш	!
느	
Ъ	
m	ì
<u>~</u>	:
г	•
\equiv	i
7	
_	
т	1
⋍	;
4	
G)
Ξ	:
_	
π	ı
п	1
÷	ï
٠,	•
C.)
\equiv	1
C)
)
ŕ	•
ス	:
_	•
_	1

Test Variable	Distribution Assumptions	Sample Size	Procedure	Consumer/Produce Risks
Fraction of Faults Detectable (FFD)	None	Same as maint. demonstration (4 times sample size required)	Failure modes and effects analysis on maint. demonstration samples selected	10% producer 30-40% consumer
Fraction of Faults Isolatable (FFI) to given level of ambiguity	None	Same as maint. demonstration (4 times sample size required)	Failure modes and effects analysis on maint, demonstration samples selected	10% producer 30-40% consumer
False Alarm Rate (FAR)	None	Actual occurring false alarms over given period of operating time	Collect data on false alarms during maint. demonstration	25% consumer risk producer risk sample size dependent

- Notes:
 1. Since each plan demonstrates a different testability parameter, usually all three plans are used.
 2. See MIL-STD-471A (page 78) for specific demonstration procedures.

Appendix 8 Reliability and Maintainability Data Sources

1.0 Air Force Databases

G063: MaIntenance and Operational Data Access System (MODAS): MODAS is an on-line data storage and access system to track field maintenance events for purposes of product improvement, monitoring product performance and enhancing reliability and maintainability. The data base is menu driven and contains data on both ground and airborne equipment. Data can be sorted and accessed in several ways. For example, data on the top 50 most maintained subsystems on an aircraft can be viewed for a specific geographical area or for a specific aircraft platform. Mean-time-between-maintenance actions (MTBMA) can be calculated from the data on airborne systems because flight hours are also provided with the number of maintenance actions.

Air Force Materiel Command/ENIT Wright-Patterson AFB OH 45433-5001 (513) 257-6021 DSN: 787-6021

Reliability and Maintainability Information System (REMIS): REMIS is a central source on-line data access system containing all unclassified maintenance, operational, configuration and selected supply information for USAF weapon systems. REMIS, when completed, will be a conglomeration of almost all of the Air Force databases.

Air Force Materiel Command/MSC/SR Wright-Patterson AFB OH 45433-5001 (513) 429-5076 DSN: 787-5076

D041: Requirements Computation System: This system contains part failure rates and data assets for recoverable items.

Air Force Materiel Command/XRII Wright-Patterson AFB OH 45433-5001 (513) 257-5361 DSN: 787-5361

Tactical Interim CAMMS and REMIS Reporting System (TICARRS): This system reports on F-15 and F-16 aircraft inventory, utilization and maintenance.

Dynamics Research Corporation 60 Frontage Rd Andover MA 01810 (800) 522-4321, x2612

G021: Product Quality Deficiency Reporting (PQDR): This system provides procedures for assuring that the quality deficiency data generated by using activities are effective and appropriate management levels are apprised of quality problems. Also, it provides tracking to assure that corrective and preventive actions are carried out to alleviate future quality problems.

Air Force Materiel Command/ENI Wright Patterson AFB OH 45433-5001 (513) 257-6021 DSN: 787-6021

Systems Effectiveness Data System (SEDS): This system contains R&M test data obtained during test and evaluation of new systems at Eglin AFB FL.

Aeronautical Systems Center /ENM Eglin AFB FL 32542 (904) 882-8652 DSN: 872-8652

Visibility and Management of Operating and Support Costs Program (VAMOSC): This system contains operating and support cost for parts used in over 100 aircraft.

Air Force Cost Analysis Agency/ISM Wright-Patterson AFB OH 45433 (513) 257-4963 DSN: 787-4963

Reliability, Availability, Maintainability of Pods (RAMPOD)

Warner Robins Air Logistics Center/LNXA RAMPOD Program Office Robins AFB GA (912) 926-5404 DSN: 468-5404

2.0 Navy Databases

3M: Maintenance, Material, Management System: 3M is a mass-data collection system which tracks maintenance information at the organizational and intermediate levels on all types of equipments and assemblies used on Navy ships, submarines and aircraft.

Naval Sea Logistics Center 5450 Carlisle Pike PO Box 2060, Code 44 Mechanicsburg PA 17055-0795 (717) 790-2953 (Ships & Submarines) DSN: 430-2953 (717) 790-2031 (Avionics)

DSN: 430-2031

Naval Aviation Logistics Data Analysis System (NALDA): NALDA contains data similar to the 3M Avionics database.

Naval Aviation Maintenance Office NAVAIR Air Station, Code 424 Patuxent River MD 20670 (800) 624-6621 (301) 863-4454 DSN: 326-4454

Marine Corps Integrated Maintenance Management System (MIMMS): MIMMS contains maintenance information at all levels for all types of equipment and assemblies used in Marine Corps vehicles and aircraft.

Headquarters, US Marine Corps, HQBN Code LPP-3 Washington DC 20380-0001 (703) 696-1060 DSN: 226-1060

3.0 Army Databases

Troop Support Sample Data Collection (TSSDC): TSSDC is a sample data collection system which contains maintenance times, maintenance actions and operating hours of various equipment.

US Army Aviation Troop Command Attn: AMSAT-I-MDC 4300 Goodfellow Blvd. St Louis MO 63120-1798 (314) 263-2734 DSN: 693-2734

Work Order Logistics File (WOLF): WOLF is a maintenance database containing repair part consumption data on fielded systems.

Commander
USAMC Materiel Readiness Support Activity
Attn: AMXMD-RA
Lexington KY 40511-5101
(606) 293-4110

(606) 293-4110 DSN: 745-4110 Reliability, Availability, Maintainability and Logistics Data Base (RAM/LOG): RAM/LOG contains testing data on Aircraft.

US Army Aviation Troop Command 4300 Goodfellow Blvd St Louis MO 63120-1798 (314) 263-1791 DSN: 693-1791

USAMC Materiel Readiness Support Activity Deficiency Reporting System

This system tracks equipment and component deficiencies for all equipments.

Commander
USAMC Materiel Readiness Support Activity
ATTN: AMXMD-RS
Lexington KY 40511-5101
(606) 293-3577
DSN: 745-3577

4.0 Other Government Databases

Reliability Analysis Center (RAC): RAC is a Department of Defense Information Analysis Center sponsored by the Defense Technical Information Center, managed by the Rome Laboratory, and currently operated by IIT Research Institute (IITRI). RAC is chartered to collect, analyze and disseminate reliability information pertaining to electronic systems and parts used therein. The present scope includes integrated circuits, hybrids, discrete semiconductors, microwave devices, opto-electronics and nonelectronic parts employed in military, space and commercial applications.

Data is collected on a continuous basis from a broad range of sources, including testing laboratories, device and equipment manufacturers, government laboratories and equipment users (government and non-government). Automatic distribution lists, voluntary data submittals and field failure reporting systems supplement an intensive data solicitation program.

Reliability data and analysis documents covering most of the device types mentioned above are available from the RAC. Also, RAC provides reliability consulting, training, technical and bibliographic inquiry services.

For further technical assistance and information on available RAC Services, contact:

Reliability Analysis Center 201 Mill Street Rome NY 13440-6916

Technical Inquiries: (315) 337-9933 Non-technical Inquiries: (315) 337-0900

DSN: 587-4151

All Other Requests Should Be Directed To:

Rome Laboratory ERSS/Duane A. Gilmour Griffiss AFB NY 13441-5700 Telephone: (315) 330-2660

DSN: 587-2660

Government Industry Data Exchange Program (GIDEP): The GIDEP program is a cooperative activity between government and industry participants for the purpose of compiling and exchanging technical data. It provides an on-line menu driven means of searching for desired information. Table 8-1 summarizes several separate GIDEP data banks which contain R&M related information.

Table 8-1: GIDEP Data Bank Summary

Data Bank	Content
Engineering	Test reports, nonstandard part justification data, failure analysis data, manufacturing processes data.
Reliability and Maintainability	Failure mode and replacement rate data on parts, reports on theories, methods, techniques and procedures related to reliability and maintainability practices.
Failure Experience	Failure information generated on significant problems on parts, processes, materials, etc. Includes ALERTS and failure analysis information.

GIDEP provides special services such as the ALERT system which notifies all participants of significant problem areas and the Urgent Data Request System which allows all participants queried for information to solve a specific problem. The current information found on-line is usually a brief summary of a report or collected data which provides a reference for further detailed information found on microfilm; however, GIDEP is working on a new system which will provide full text reports and ALERTS on-line.

GIDEP Operations Center Corona CA 91720-5000 (714) 273-4677 DSN: 933-4677

5.0 Electronic Bulletin Boards

DOD Field Failure Return Program (FFRP) Reliability Bulletin Board: This Bulletin Board provides information concerning the DOD FFRP program as well as providing a vehicle for both commercial and government users to exchange ideas and information on component and system problems.

Reliability Analysis Center 201 Mill Street Rome NY 13440-6916 (315) 339-7120, Access (315) 339-7043, Questions DSN: 587-4151 Technical Data:
1200 Baud or less
8 Data bits
No Parity
1 stop bit

DESC Engineering Standardization Bulletin Board: This service provides information on standard military drawings (SMD) parts as well as information on MIL-M-38510 microcircuits. Examples include downloadable self-extracting files of standard military drawing microcircuits (MIL-BUL-103) and MIL-STD-1562, a listing of standard microcircuits cross-referenced to commercial part numbers. Many files are available in both ASCI text format and formats compatible with popular commercial data base programs.

Defense Electronics Supply Center Dayton OH 45444 (513) 296-6046, Access (513) 296-6879, Questions DSN: 986-6879 Technical Data:
2400 Baud or less
8 Data bits
No Parity
1 stop bit

IEEE Reliability Society Bulletin Board
Los Angeles Chapter
PO Box 1285
Pacific Palisades CA 90272
(818) 768-7644, Access
(213)454-1667, Questions

Technical Data:
2400 Baud or less
8 Data bits
No Parity
1 stop bit

Statistics Applications Board System
Statistical Applications Institute
(316) 265-3036

Technical Data: 1200 - 2400 Baud 8 Data bits No Parity 1 stop bit

Appendix 9 Reliability and Maintainability Education Sources

1.0 R&M Education Sources

The following is a list of organizations that offer various types of R&M training (Academic Offerings, short courses, home study, etc.). This is in no way a complete listing of all the R&M education sources. For further information on the individual sources, call or write to the address provided.

DOD Programs

Air Force Institute of Technology/LS Wright-Patterson AFB OH 45433 DSN 785-6336 (513) 255-6336 Army Management Engineering College AMXOM/QSAT Rock Island IL 61299-7040 DSN: 793-0503 (309) 782-0503

Private Institution Academic Programs

University of Arizona Aerospace & Mechanical Eng Dept Bldg 16, Rm 200B Tucson AZ 85721 (602) 621-2495

New Jersey Institute of Technology Electrical Engineering Dept Newark NJ 07102 (201) 596-3511 University of Maryland Center for Reliability Engineering Chemical & Nuclear Engineering College Park MD 20742

Individual courses on R&M subjects have been included in the curricula of many schools, including Pennsylvania State University, VPI, USC, Virginia Tech, SMU and Syracuse University.

Short Course/Home Study Programs

Reliability Analysis Center 201 Mill Street Rome NY 13440-6916 (315) 337-0900

Society of Automotive Engineers 400 Commonwealth Drive Warrendale PA 15096-0001 (412) 772-7148 American Society for Quality Control 611 E. Wisconsin Avenue PO Box 3005 Milwaukee WI 53201-3005 (800) 248-1946

The Continuing Engineering Education Center George Washington University Washington DC 20052 (800) 424-9773 The following schools also offer individual short courses: University of Albany, Georgia Institute of Technology, University of Wisconsin-Madison and Milwaukee Campuses and Clemson University.

2.0 R&M Periodicals

IEEE Transactions on Reliability

IEEE Reliability Society

PO Box 1331

Piscataway NJ 08855-1331

(908) 981-0060 (quarterly)

Quality and Reliability Engineering

International

John Wiley & Sons Inc. Subscription Dept C

605 Third Avenue

New York NY 10158

(bimonthly)

RAC Newsletter 201 Mill Street

Rome NY 13440-6916

(315) 330-0900

(quarterly)

Reliability Review

American Society for Quality Control

310 West Wisconsin Avenue

Milwaukee WI 53203 (800) 248-1946

(quarterly)

Reliability/Maintainability Technology

Transition-Fact Sheet

RL/ERS

525 Brooks Rd

Griffiss AFB NY 13441-4505

(315) 330-4921 (biannually)

RAC Quarterly 201 Mill Street

Rome NY 13440-6916

(315) 330-0900

3.0 R&M Symposia and Workshops

IEEE Reliability & Maintainability

Symposium

Contact: IEEE Reliability Society

345 E. 47th St New York NY 10017 (212) 705-7484

International Reliability Physics

Symposium

Contact: Intel Corp. Richard C. Blish II,

MS SCI-03

3065 Bowers Avenue

Santa Clara CA 95052-8126

(408) 765-2321

IES Annual Technical Meeting & Exposition

Contact: IES National Office

940 E. Northwest Highway Mount Prospect IL 60056

(708) 255-1561

Government Microcircuit Applications
Conference
Contact: Jay Morreale
Palisades Institute for
Research Services, Inc.
201 Varick St, Suite 1140
New York NY 10014
(212) 620-3371

SAE Annual International RMS
Workshop
Contact: SAE International
400 Commonwealth Dr
Warrendale PA 15096-0001
(412) 776-4841

4.0 R&M Textbooks

There are too many textbooks on R&M to list all of them here. A broad coverage can be found in MIL-HDBK-338, "Electronic Reliability Design Handbook." A short list of representative texts follows:

Ascher, H. and Feingold H., Repairable Systems Reliability, Marcel Dekker (1984).

Barlow, R. and F. Proschan, Mathematical Theory of Reliability, Wiley (1965).

Bazovsky, I., Reliability Theory and Practice, Prentice Hall (1961).

Billinton, R. and Allan, R., Reliability Evaluation of Engineering Systems: Concepts and Techniques, Plenum (1987).

Fuqua, N., Reliability Engineering for Electronic Design, Dekker (1987).

Kececioglu, D., Reliability Engineering Handbook, Prentice Hall (1991).

Klion, J., *Practical Electronic Reliability Engineering*, Van Nostrand Reinhold (1992).

Mann, N., Schafer, R., and Singpurwalla, N., Methods for Statistical Analysis of Reliability and Life Data, Wiley (1974).

Nelson, W., Applied Life Data Analysis, Wiley (1982).

O'Connor, P., Practical Reliability Engineering, Wiley (1991).

Shooman, M., Probabilistic Reliability, An Engineering Approach, McGraw-Hill (1968).

Siewiorek, D. and Swarz, R., *The Theory and Practice of Reliable System Design,* Digital Press (1982).

Appendix 10 R&M Specifications, Standards, Handbooks and Rome Laboratory Technical Reports

1.0 Specifications, Standards and Handbooks

This appendix provides a summary of military documents related to the R&M discipline. Table 10-1 lists reliability standards and handbooks along with an abbreviation to cross-reference the custodial agencies which are listed in Table 10-Table 10-2 lists maintainability standards and handbooks along with abbreviations of custodial agencies which are listed in Table 10-3. Table 10-4 lists other R&M related standards, specifications, pamphlets and regulations. Department of Defense Directives and Instructions may be obtained from the National Technical Information Service at the address shown at the bottom of this page. Copies of military specifications, standards and handbooks may be ordered from:

Standardization Document Order Desk 700 Robbins Ave. Building 4. Section D Philadelphia, PA 19111-5094 (215) 697-2667, -2179

2.0 **Rome Laboratory Technical Reports**

Table 10-5 summarizes Rome Laboratory (formerly RADC) Technical Reports related to R&M design. Documents with a prefix of "A" in the AD number may be ordered by the general public from the National Technical Information Center. All others are available to DoD contractors from the Defense Technical Information Center.

National Technical Information Service (NTIS) Department of Commerce 5285 Port Royal Road

Springfield, VA 22161-2171 (703) 487-4650

Defense Technical Information Center DTIC-FDAC Cameron Station, Bldg. 5 Alexandria, VA 22304-6145 (703) 274-7633 DSN: 284-7633

			Preparing		Custodians	
	Date	Title	Activity	Army	Navy	Air Force
Standards DOD-STD-1686A	8 Aug 88	Electrostatic Discharge Control Program for Protection of Electrical & Electronic Parts, Assemblies & Equipment (Excluding Electrically Initiated Explosive Devices) (Metric)	SH	ER	SH	17
MIL-STD-690B Notice 3	28 Apr 87	Failure Rate Sampling Plans & Procedures	ER	ER	EC	11
MIL-STD-721C	12 Jun 81	Definition of Terms for R&M	AS	CR	AS	17
MIL-STD-756B Notice 1	31 Aug 82	Reliability Modeling & Prediction	AS	CR	AS	17
MIL-STD-781D	17 Oct 86	Reliability Testing for Engineering Development, Qualification & Production	EC	CR	EC	11
MIL-STD-785B Notice 2	5 Aug 88	Reliability Program for Systems & Equipment Development & Production	11	CR	AS	11
MIL-STD-790E Notice 1	27 Jul 90	Product Assurance Program for Electronic and Fiber Optic Parts Specifications	EC	CR	EC	11
MIL-STD-1543B (USAF)	25 Oct 88	Reliability Program Requirements for Space & Missile Systems	19	_		19
MIL-STD-1629A Notice 2	28 Nov 84	Procedures for Performing a Failure Mode, Effects & Criticality Analysis	AS	CR	AS	17
MIL-STD-2074(AS)	15 Feb 78	Failure Classification for Reliability Testing	AS		AS	
MIL-STD-2155(AS)	24 Jul 85	Failure Reporting, Analysis & Corrective Action System (FRACAS)	AS		AS	
MIL-STD-2164(EC)	5 Apr 85	Environmental Stress Screening Process for Electronic Equipment	EC		EC	

	Date
Handbooks DOD-HDBK-344	20 Oct 86
MIL-HDBK-189	13 Feb 81
MIL-HDBK-217F Notice 1	10 Jul 92
MIL-HDBK-251	19 Jan 78
DOD-HDBK-263A	22 Feb 91
MIL-HDBK-338 Vols I&II	15 Oct 84
MIL-HDBK-781	14 Jul 87

	Preparing		Custodia	ns
Title	Activity	Army	Navy	Air Force
Environmental Stress Screening of Electronic Equipment	17	CR	EC	17
Reliability Growth Management	CR	CR	EC	17
Reliability Prediction of Electronic Equipment	17	CR	EC	17
Reliability/Design Thermal Applications	EC	CR	EC	11
Electrostatic Discharge Control Handbook for Protection of Electrical & Electronic Parts, Assemblies & Equipment (Excluding Electrically Initiated Explosive Devices) (Metric)	SH	ER	SH	17
Electronic Reliability Design Handbook	17	CR	EC	17
Reliability Test Methods, Plans and Environments for Engineering Development, Qualification & Production	EC	CR	EC	11

ļ		Date
	Standards MIL-STD-470B	30 May 89
RO	MIL-STD-471A Notice 2	8 Dec 78
Ř E	MIL-STD-1591	3 Jan 77
ABORA.	MIL-STD-001591A (USAF)	8 Dec 78
TORY I	MIL-STD-2084(AS) Notice 2	12 Jul 91
든 건	MIL-STD-2165	26 Jan 85
ROME LABORATORY RELIABILITY ENGIN	Handbooks MIL-HDBK-472 Notice 1	12 Jan 84

	Preparing		Custodia	ns	
Title	Activity	Army	Navy		Force
		<u> </u>			
Maintainability Program for Systems & Equipment	17	MI	AS		17
Maintainability Verification/ Demonstration/ Evaluation	17	MI	AS		17
On-Aircraft, Fault Diagnosis, Subsystems Analysis/Synthesis of	17	AV	AS		17
Command, Control & Communication (C3) System Component Fault Diagnosis, Subsystem Analysis/Synthesis of	17				17
Maintainability of Avionic & Electronic Systems & Equipment	AS		AS		
Testability Programs for Electronic Systems & Equipment	EC	CR	EC		17
Maintainability Prediction	AS	MI	AS		17

Table 10-2: Maintainability Standards and Handbooks

Table 10-3: Custodial Agencies for R&M Documents

Army	y	Navy	A	Air	Air Force
ਝ	Commander US Army Comm-Elect Command Attn: AMSEL-ED-TM Fort Monmouth NJ 07703-5000 (201)532-5851	AS	Commanding Officer Naval Air Engineering Center Sys Engrg & Standardization Department (SESD) Code 531 Lakehurst NJ 08733-5100 (201)323-2326	=	Air Force Material Command Command Standardization Office/ENES Wright-Patterson AFB OH 45433-6503 (513)255-6295
E	Commander US Army Laboratory Command Industrial Engrg & Dev Division Attn: SLCET-RS Fort Monmouth NJ 07703-5302 (201)544-2882	₩.	Commander Naval Sea Sys Command (SEA 5523) DoD Standardization Prog & Doc Div Dept of Navy Washington DC 20362-5101 (202)692-0160	17	Rome Laboratory Standardization Office/ERSS 525 Brooks Road Griffiss AFB NY 13441-4505 (315)330-2101
A	Commander US Army Aviation Sys Command Attn: AMSAV-EDS 4300 Goodfellow Blvd St Louis MO 63120-1798 (314)263-1675	2	Commander Space & Naval Warfare Sys Command Attn: SPAWAR 211C Crystal Park #5 2451 Crystal Drive Arlington VA 22202 (703)602-3535		
Ē	Commander US Army Missile Command Attn: AMSMI-RD-SE-TD-ST Redstone Arsenal AL 35898-5270 (205)876-1335				

Table 10-4: Other R&M Related Standards, Specifications, Pamphlets and Regulations

Document	Date	Title
MIL-STD-454M Notice 3	30 Oct 91	Standard General Requirements for Electronic Equipment
MIL-STD-883D	16 Nov 91	Test Methods and Procedures for Microcircuits
MIL-STD-965A	13 Dec 85	Parts Control Program
MIL-STD-1309D	12 Feb 92	Definition of Terms for Testing Measurement and Diagnostics
MIL-STD-1388/1A Notice 3	28 M ar 91	Logistics Support Analysis
MIL-STD-1388/2B	28 M ar 90	Logistics Support Analysis Record, DoD Requirements for a
MIL-STD-1547A	1 Dec 87	Electronic Parts, Materials and Processes for Space and Launch Vehicles
MIL-STD-1562W	25 Sep 91	List of Standard Microcircuits
MIL-BUL-103J	31 Oct 91	List of Standardized Military Drawings (SMDs)
MIL-STD-2165	26 Jan 85	Testability Program for Electronic Systems and Equipment
MIL-E-5400T	14 May 90	Electronic Equipment, Aerospace, General Specification for
MIL-M-38510J	15 Nov 91	Microcircuits, General Specification for
MIL-H-38534	22 Aug 90	Hybrid Microcircuits, General Specification for
MIL-I-38535A	29 Nov 91	Integrated Circuits (Microcircuits) Manufacturing, General Specification for
MIL-STD-1772B	22 Aug 90	Hybrid Microcircuit, General Specification for
MIL-S-19500H Supplement 1 Amendment 2	30 Apr 90 28 Sep 90 30 Jul 91	Semiconductor Devices, General Specification for

Document	Date	Title
ESD-TR-85-148	Mar 85	Derating Application of Parts for ESD System Development
RELI	24 A pr 87	DoD Reliability Standardization Document Program Plan, Revision 4
MNTY	Dec 89	DoD Maintainability Standardization Document Program Plan, Revision 3
MIL-HDBK-H108	29 Apr 60	Sampling Procedures and Tables for Life & Reliability Testing (Based on Exponential Distribution)
MIL-HDBK-978B	1 Sep 89	NASA Parts Application Handbook
DoD Dir. 5000.1	23 Feb 91	Defense Acquisition
DoD Inst. 5000.2	23 Feb 91	Defense Acquisition Management Policies and Procedures
MIL-STD-810E Notice 1	9 Feb 90	Environmental Test Methods and Engineering Guidelines

Table 10-5: Rome Laboratory Reliability & Maintainability Technical Reports

RL-TR	AD No.	Title
RL-TR-92-95 Apr 1992	ADB164722	Signal Processing Systems Packaging - 1
RL-TR-92-96 Apr 1992	ABD165167	Signal Processing Systems Packaging - 2
RL-TR-91-29 Mar 1991	ADA233855	A Rome Laboratory Guide to Basic Training in TQM Analysis Techniques
RL-TR-91-39 Apr 1991	ADA236585	Reliability Design for Fault Tolerant Power Supplies
RL-TR-91-48	ADA235354	Measuring the Quality of Knowledge Work
RL-TR-91-87 Apr 1991	ADA236148	A Survey of Reliability, Maintainability, Supportability, and Testability Software Tools
RL-TR-91-121 Jul 1991	ADB157688	Electronic Equipment Readiness Testing Marginal Checking
RL-TR-91-122 Jun 1991	ADB156175	Reliability Analysis of an Ultra Lightweight Mirror
RL-TR-91-155 Jul 1991	ADA241476	Computer Aided Assessment of Reliability Using Finite Element Methods
RL-TR-91-180 Aug 1991	ADA2418621	Analysis and Demonstration of Diagnostic Performance in Modern Electronic Systems
RL-TR-91-200 Sept 1991	ADA241865	Automated Testability Decision Tool
RL-TR-91-220 Sept 1991	ADB159584	Integration of Simulated and Measured Vibration Response of Microelectronics
RL-TR-91-251 Oct 1991	ADB160138	Reliability Assessment of Wafer Scale Integration Using Finite Element Analysis
RL-TR-91-300 Nov 1991	ADA245735	Evaluation of Quantitative Environmental Stress Screening (ESS) Methods
RL-TR-91-305 Sept 1991	ADA242594	Total Quality Management (TQM), An Overview
RL-TR-91-353 Dec 1991	ADA247192	SMART BIT/TSMD Integration
RL-TR-91-402 Dec 1991	ADA251921	Mission/Maintenance/Cycling Effects of Reliability

RADC-TR	AD No.	Title
RADC-TR-90-31	ADA222733	A Contractor Program Manager's Testability Diagnostics Guide
RADC-TR-90-64	ADA221325	Personal Computer (PC) Thermal Analyzer
RADC-TR-90-72	ADA223647	Reliability Analysis Assessment of Advanced Technologies
RADC-TR-90-109 Vol. I Vol. II	ADA226902 ADA226820	Integration of Sneak Analysis with Design
RADC-TR-90-120	ADA226820	Reliability/Maintainability/Logistics Support Analysis Computer Aided Tailoring Software Program (R/M/L CATSOP)
RADC-TR-90-239	ADA230067	Testability/Diagnostics Design Encyclopedia
RADC-TR-90-269	ADB150948	Quantitative Reliability Growth Factors for ESS
RADC-TR-89-45	ADA208917	A Government Program Manager's Testability/Diagnostics Guide
RADC-TR-89-160	ADB138156L	Environmental Extreme Recorder
RADC-TR-89-165	ADA215298	RADC Fault Tolerant System Reliability Evaluation Facility
RADC-TR-89-209 Vol. I Vol. II Vol. III	ADA215737 ADA215738 ADA215739	Computer-Aided Design for Built-in-Test (CADBIT) - Technical Issues (CADBIT) - BIT Library (CADBIT) - Software Specification
RADC-TR-89-223	ADA215275	Sneak Circuit Analysis for the Common Man
RADC-TR-89-276	ADB140924L	Dormant Missile Test Effectiveness
RADC-TR-89-277	ADB141826L	SMART BIT-2
RADC-TR-89-281	ADA216907	Reliability Assessment Using Finite Element Techniques
RADC-TR-89-299 Vol. I Vol. II	ADB141960L ADB141961L	Reliability and Maintainability Operational Parameter Translation II
RADC-TR-89-363	ADA219941	FASTER: The Fault Tolerant Architecture Simulation Tool for Evaluating Reliability, Introduction and Application

RADC-TR	AD No.	Title
RADC-TR-88-13	ADB122629L	VHSIC Impact on System Reliability
RADC-TR-88-69 Vol. I Vol. II	ADA200204 ADA215531	R/M/T Design for Fault Tolerance, Program Manager's Guide R/M/T Design for Fault Tolerance, Design Implementation Guide
RADC-TR-88-72	ADA193759	Reliability Assessment of Surface Mount Technology
RADC-TR-88-97	ADA200529	Reliability Prediction Models for Discrete Semiconductor Devices
RADC-TR-88-110	ADA202704	Reliability/Maintainability/Testability Design for Dormancy
RADC-TR-88-118	ADA201346	Operational and Logistics Impact on System Readiness
RADC-TR-88-124	ADA201946	Impact of Fiber Optics on System Reliability/Maintainability
RADC-TR-88-124	ADA201946	Impact of Fiber Optics on System Reliability/Maintainability
RADC-TR-88-211	ADA205346	Testability/Diagnostics Encyclopedia Program (Part I)
RADC-TR-88-304 Vol. I, Part A Vol. II, Part B	ADB132720L ADB132721L	Reliability Design Criteria for High Power Tubes Review of Tube and Tube Related Technology
RADC-TM-87-11	ADA189472	Availability Equations For Redundant Systems, Both Single and Multiple Repair
RADC-TR-87-13	ADB119216L	Maintenance Concepts for VHSIC
RADC-TR-87-55	ADA183142	Predictors of Organizational-Level Testability Attributes
RADC-TR-87-92	ADB117765L	Large Scale Memory Error Detection and Correction
RADC-TR-87-177	ADA189488	Reliability Analyses of a Surface Mounted Package Using Finite Element Simulation
RADC-TR-87- 225	ADA193788	Improved Readiness Thru Environmental Stress Screening

RADC-TR	AD No.	Title
RADC-TR-86-138	ADA174333	RADC Guide to Environmental Stress Screening
RADC-TR-86-148	ADA176128	Reliability Growth Prediction
RADC-TR-86-149	ADA176847	Environmental Stress Screening
RADC-TR-86-195 Vol. I Vol. II	ADB110761 ADB111438L	Tools For Integrated Diagnostics
RADC-TR-86-241	ADA182335	Built-In-Test Verification Techniques
RADC-TR-85-66	ADA157242	Study and Investigation to Update the Nonelectronic Reliability Notebook
RADC-TR-85-91	ADA158843	Impact of Nonoperating Periods on Equipment Reliability
RADC-TR-85-148	ADB098377L	Smart BIT
RADC-TR-85-150	ADA162617	A Rationale and Approach for Defining and Structuring Testability Requirements
RADC-TR-85-194	ADA163900	RADC Nonelectronic Reliability Notebook
RADC-TR-85-228 Vol. I Vol. II	ADA165231 ADA165232	Impact of Hardware/Software Faults on System Reliability - Study Results Procedures for Use of Methodology
		••
RADC-TR-85-229	ADA164747	Reliability Prediction for Spacecraft
RADC-TR-85-268	ADA167959	Prediction and Analysis of Testability Attributes: Organizational Level Testability Prediction
RL-TR-84-20	ADA141232	Reliability Growth Testing Effectiveness
RADC-TR-84-25 Vol. I Vol. II	ADB087426 ADB087507L	Reliability/Maintainability Operational Parameter Translation
RADC-TR-84-83	ADA145971	Ballpark Reliability Estimation Techniques
RADC-TR-84-100	ADB086478L	Thermal Stress Analysis of Integrated Circuits Using Finite Element Methods

RADC-TR	AD No.	Title
RADC-TR-84-165	ADA149684	Maintainability Time Standards for Electronic Equipment
RADC-TR-84-182	ADA153268	VLSI Device Reliability Models
RADC-TR-84-203	ADA150694	Artificial Intelligence Applications to Testability
RADC-TR-84-244	ADA154161	Automated FMEA Techniques
RADC-TR-84-254	ADA153744	Reliability Derating Procedures
RADC-TR-84-268	ADA153761	Prediction of Scheduled and Preventive Maintenance Workload
RADC-TR-83-2	ADA127546	Study of Causes of Unnecessary Removals of Avionic Equipment
RADC-TR-83-4	ADA126167	Analytical Procedures for Testability
RADC-TR-83-13	ADB075924L	Testability Task Traceability
RADC-TR-83-29 Vol. I Vol. II	ADA129596 ADA129597	Reliability, Maintainability and Life Cycle Costs Effects of Using Commercial-Off-the-Shelf Equipment
RADC-TR-83-36	ADA129438	Fault Tolerance, Reliability and Testability of Distributed Systems
RADC-TR-83-49	ADA130465	Guide to Government Reliability, Maintainability and Quality Assurance Organizations
RADC-TR-83-72	ADA13158	The Evolution and Practical Applications of Failure Modes and Effects Analyses
RADC-TR-83-85 Vol. I Vol. II	ADA133624 ADA133625	Reliability Programs for Nonelectronic Parts
RADC-TR-83-108	ADA135705	Reliability Modeling of Critical Electronic Devices
RADC-TR-83-172	ADB077240L	ORACLE and Predictor Computerized Reliability Prediction Programs
RADC-TR-83-180	ADA138576	Condition Monitoring Techniques for Electromechanical Equipment Used in AF Ground C ³ I Systems
RADC-TR-83-257	ADA149683	Computer Aided Testability Design Analysis

RADC-TR	AD No.	Title
RADC-TR-83-291	ADA141147	Advanced Applications of the Printed Circuit Board Testability Design and Rating System
RADC-TR-83-316	ADB083630L	Hardware/Software Tradeoffs for Test Systems
RADC-TR-82-172	ADA118839	RADC Thermal Guide for Reliability Engineers
RADC-TR-82-179	ADA118479	Sneak Analysis Application Guidelines
RADC-TR-81-106	ADA108150	"Bayesian" Reliability Tests Made Practical
RADC-TR-80-30	ADA083009	Bayesian Reliability Theory for Repairable Equipment
RADC-TR-79-200	ADA073299	Reliability and Maintainability Management Manual

Appendix 11 **Acronyms**

μ	Repair Rate (1/Mean- Corrective-Maintenance	AFPRO	Air Force Plant Representative Office
	Time)	AFR	Air Force Regulation
λ	Failure Rate (1/Mean-Time- Between-Failure)	AFSC	Air Force Systems Command
~	Producer's Risk	AFTO	Air Force Technical Order
α		AGS	Ambiguity Group Size
β	Consumer's Risk	Al	Artificial Intelligence
θ _{c-a}	Case to Ambient Thermal Resistance	AJ ALC	Antijam Air Logistics Center
θ_{j-c}	Junction to Case Thermal Resistance	ALU AMGS	Arithmetic Logic Unit Automatic Microcode
A: _	Junction to Ambient	, ,,,,,	Generation System
θ _{j-a}	Thermal Resistance	AMSDL	Acquisition Management Systems and Data Control
ê	Observed Point Estimate		List
	Mean-Time-Between-Failure	AP	Array Processor
θ ₀	Upper Test (Design Goal)	APD	Avalanche Photo Diode
θ ₁	Mean-Time-Between-Failure Lower Test (Unacceptable)	APTE	Automatic Programmed Test Equipment
- 1	Mean-Time-Between-Failure	APU	Auxiliary Power Unit
θ_{p}	Predicted Mean-Time-	ARM	Antiradiation Missile
Ai	Between-Failure Inherent Availability	ASA	Advanced Systems Architecture
Ao	Operational Availability	ASC	Aeronautical Systems Center
AAA	Allocations Assessment and Analysis (Report)	ASIC	Application Specific Integrated Circuit
ACO	Administrative Contracting Officer	ASTM	American Society for Testing and Materials
ADAS	Architecture Design and	ATC	Air Training Command
ADM	Assessment Systems Advanced Development	ATE	Automatic/Automated Test Equipment
	Model	ATF	Advanced Tactical Fighter
ADP	Automatic Data Processing	ATG	Automatic Test Generation
ADPE	Automatic Data Processing	ATP	Acceptance Test Procedure
AFAE	Equipment Air Force Acquisition	ATTD	Advanced Technology Transition Demonstration
AFALO	Executive	AVIP	Avionics Integrity Program
AFALC	Air Force Acquisition Logistics Centers	b	BIT
AFCC	Air Force Communication	BAFO	Best and Final Offer
AI 00	Command	BB, B/B	Brass Board
AFFTC	Air Force Flight Test Center	BCC	Block Check-Sum
AFLC	Air Force Logistics	500	Character
	Command	BCS	Bench Check Serviceable
AFMC	Air Force Materiel Command	BCWP	Budget Cost of Work
AFOTEC	Air Force Operational Test and Evaluation Center		Performed

BCWS	Budget Cost of Work Scheduled	CDIP	Ceramic Dual In-Line Package
BEA	Budget Estimate Agreement	CDR	Critical Design Review
BES	Budget Estimate	CDRL	Contract Data
	Submission		Requirements List
BIMOS	Bipolar/Metal Oxide	CFAR	Constant False Alarm Rate
	Semiconductor	CFE	Contractor Furnished
BIST	Built-in Self Test		Equipment
BIT BITE	Built-In-Test Built-In-Test Equipment	CFSR	Contract Fund Status Report
BIU	Bus Interface Unit	CGA	Configurable Gate Array
BJT	Bipolar Junction Transistor	l cı	Configuration Item
BLER	Block Error Rate	СІМ	Computer Integrated
BPPBS	Biennial Planning,		Manufacturing
DI 1 D3	Programming, and	CINC	Commander-in-Chief
	Budgeting System	CISC	Complex Instruction Set
B/S or bps	Bits Per Second		Computer
C	Centigrade	CIU	Control Interface Unit
C-ROM	Control Read Only Memory	CLCC	Ceramic Leaded Chip
C_3	Command, Control and		Carrier
	Communications	CLIN	Contract Line Item Number
C3CM	Command, Control,	CM	Centimeter
	Communications and Countermeasures	СМ	Configuration Manager or Management
C3I	Command, Control,	CML	Current Mode Logic
	Communications Intelligence	CMOS	Complementary Metal Oxide Semiconductor
CA	Contracting Activity	CND	Can Not Duplicate
CAD	Computer Aided Design	CNI	Communications,
CADBIT	Computer Aided Design for Built-In Test		Navigation, and Identification
CAE	Computer Aided	∞	Contracting Officer
	Engineering	CODEC	Coder Decoder
CALS	Computer Aided Acquisition	СОММ	Communications
	Logistics & Support	COMSEC	Communications Security
CAM	Content Addressable Memory	COPS	Complex Operations Per Second
CAS	Column Address Strobe	CPCI	Computer Program
CASS	Computer Aided Schematic System		Configuration Item
CAT	Computer Aided Test	CPFF	Cost-Plus-Fixed-Fee
CB	Chip Boundary	CPIF	Cost-Plus-Incentive-Fee
CCB	Capacitive Coupled Bit	СРМ	Control Processor Module
	Configuration Control Board	CPU	Central Processing Unit
CCB		CRC	Cyclic Redundance Check
CCC	Ceramic Chip Carrier	cs	Chip Select
CCD	Charged Coupled Device	csc	Computer Software
CDF	Cumulative Density Function	ĺ	Component
	i dilottori		

CSCI	Computer Software	l eV	Electron Volt
0301	Configuration Item	Ea	Activation Energy in
CSP	Common Signal Processor		Electron Volts
CSR	Control Status Register	Eox	Electronic Field Strength in
CTE	Coefficient of Thermal		Oxide
	Expansion	EAROM	Electrically Alterable Read
CTR	Current Transfer Ratio	F00	Only Memory
CV	Capacitance-Voltage	ECC	Error Checking and Correction
dB	Decibel	ECCM	Electronic Counter
dc	Direct Current	200111	Countermeasures
D/A	Digital-to-Analog	ECL	Emitter Coupled Logic
DAB	Defense Acquisition Board	ECM	Electronic
DC	Duty Cycle		Countermeasures
DECTED	Double Error Correcting, Triple Error Detecting	ECP	Engineering Change Proposal
DED	Double Error Detection	ECU	Environmental Control Unit
DEM/VAL	Demonstration and	EDA	Electronic Design
	Validation		Automation
DESC	Defense Electronics Supply	EDAC	Error Detection and
DID	Center		Correction
DID DIP	Data Item Description Dual In-Line Package	EDM	Engineering Development Model
DISC	Defense Industrial Supply	EEPROM	Electrically Erasable
	Center		Programmable Read Only
DLA	Defense Logistics Agency		Memory
D Level	Depot Level	EGC	Electronic Gate Count
DID	Data Item Description	EGS	Electronic Ground System
DMR	Defense Management Review	EGSE	Electronic Ground Support Equipment
DOD	Department of Defense	EM	Electromigration
DOS	Disk Operating System	EMC	Electromagnetic
DOX	Design of Experiments		Compatibility
DP	Data Processor	EMD	Engineering and
DPA	Destructive Physical		Manufacturing Development
	Analysis	EMI	Electromagnetic Interface Electronic Magnetic Pulse
DRAM	Dynamic Random Access	EMP EO	•
DDC	Memory		Electro-optical
DRS			
	Deficiency Reporting	EOS	Electrical Overstress
DSP	System	EP	Electrical Parameter
DSP DT&F	System Digital Signal Processing		Electrical Parameter Erasable Programmable
DSP DT&E	System	EP EPROM	Electrical Parameter Erasable Programmable Read Only Memory
	System Digital Signal Processing Development Test &	EP EPROM ER Part	Electrical Parameter Erasable Programmable Read Only Memory Established Reliability Part
DT&E	System Digital Signal Processing Development Test & Evaluation	EP EPROM ER Part ERC	Electrical Parameter Erasable Programmable Read Only Memory Established Reliability Part Electrical Rule Check
DT&E	System Digital Signal Processing Development Test & Evaluation Defense Technical	EP EPROM ER Part ERC ESC	Electrical Parameter Erasable Programmable Read Only Memory Established Reliability Part Electrical Rule Check Electronic System Center
DT&E	System Digital Signal Processing Development Test & Evaluation Defense Technical Information Center	EP EPROM ER Part ERC ESC ESD	Electrical Parameter Erasable Programmable Read Only Memory Established Reliability Part Electrical Rule Check Electronic System Center Electrostatic Discharge
DT&E DTIC DUT	System Digital Signal Processing Development Test & Evaluation Defense Technical Information Center Device Under Test Department of Defense Department of Defense	EP EPROM ER Part ERC ESC	Electrical Parameter Erasable Programmable Read Only Memory Established Reliability Part Electrical Rule Check Electronic System Center
DT&E DTIC DUT DoD	System Digital Signal Processing Development Test & Evaluation Defense Technical Information Center Device Under Test Department of Defense	EP EPROM ER Part ERC ESC ESD	Electrical Parameter Erasable Programmable Read Only Memory Established Reliability Part Electrical Rule Check Electronic System Center Electrostatic Discharge Electronics Support

ESS	Environmental Stress	FPA	Focal Plane Array
	Screening	FPAP	Floating Point Array
ETE	Electronic or External Test		Processor
F144	Equipment	FPLA	Field Programmable Logic
EW	Electronic Warfare	FPMFH	Array Failure Per Million Flight
EXP FA	Exponent False Alarm	FEIVIEN	Hours
FM F/W	Firmware	FPMH	Failures Per Million Hours
FAB	Fabrication	FPPE	Floating Point Processing
FAR	False Alarm Rate		Element
FAR	Federal Acquisition	FQR	Formal Qualification Review
.,	Regulation	FQT	Final Qualification Test
FARR	Forward Area Alerting Radar	FR	Failure Rate
	Receiver	FRACAS	Failure Reporting and
FAT	First Article Testing	FRB	Corrective Action System Failure Review Board
FBT	Functional Board Test	FS	Full Scale
FCA	Functional Configuration Audit	FSD	Full Scale Development
FD	Fault Detection	FSED	Full Scale Engineering
FDI	Fault Detection and	I SLD	Development
FDI	Isolation	l FT	Fourier Transform
FET	Field Effect Transistor	FTTL	Fast Transistor - Transistor
FFD	Fraction of Faults Detected		Logic
FFI	Fraction of Faults Isolated	FY	Fiscal Year
FFP	Firm Fixed Price	GAO	General Accounting Office
FFRP	Field Failure Return Program	GD	Global Defect
FFT	Fast Fourier Transform	GFE	Government Furnished Equipment
FFTAU	Fast Fourier Transform	GFP	Government Furnished
FFTCU	Arithmetic Unit Fast Fourier Transform	~	Property
FFICO	Control Unit	GIDEP	Government Industry Data
FI	Fault Isolation		Exchange Program
FIFO	First In First Out	GIMADS	Generic Integrated
FILO	First In Last Out	014	Maintenance Diagnostic
FIR	Fault Isolation Resolution	GM	Global Memory
FITS	Failure Per 10 ⁹ Hours	GOCO	Government Owned Contractor Operated
FIT	Fault Isolation Test	GOMAC	Government Microcircuit
FLIR	Forward Looking Infrared		Applications Conference
FLOTOX	Floating Gate Tunnel -	GSE	Ground Support Equipment
	Oxide	GSPA	Generic Signal Processor
FMC	Full Mission Capability		Architecture
FMEA	Failure Modes and Effects	GaAs	Gallium Arsenide
EMECA	Analysis	Hz	Hertz
FMECA	Failure Modes, Effects and Criticality Analysis	HDL	Hardware Description Language
FOM	Figure of Merit	HDS	Hierarchical Design System
FOV	Field of View	HEMT	High Electron Mobility
FP	Floating Point	 	Transistor

HFTA	Hardware Fault Tree	1/0	Input/Output
	Analysis	IOC	Initial Operational Capability
HHDL	Hierarchical Hardware Description Language	IOT&E	Initial Operational Test & Evaluation
HMOS	High Performance Metal Oxide Semiconductor	IR&D	Independent Research & Development
HOL H/W	Higher Order Language Hardware	IRPS	International Reliability Physics Symposium
HWCI	Hardware Configuration	ISA	Instruction Set Architecture
1	ltem	ISPS	Instruction Set Processor Specification
ı Id	Current Drain Current	ITAR	International Traffic In Arms
		IIAN	Regulation
Isub	Substrate Current	ΙТΜ	Integrated Test and
ID	Integrated Diagnostics	1	Maintenance
IF	Interface	IWSM	Integrated Weapons
IAC	Information Analysis Center		Systems Management
IAW	In Accordance With	j	Current Density
IC	Integrated Circuit	JAN	Joint Army Navy
ICD	Interface Control Document	JCS	Joint Chiefs of Staff
ICNIA	Integrated Communications,	JEDEC	Joint Electron Device
	Navigation and		Engineering Council
ICT	Identification Avionics	JFET	Junction Field Effect Transistor
	In Circuit Testing	JTAG	Joint Test Action Group
ICWG	Interface Control Working Group	K	Thousand
IDAS	Integrated Design	k	Boltzman's Constant (8.65
IDAG	Automation System		x 10 ⁻⁵ electron
IDHS	Intelligence Data Handling		volts/°Kelvin)
	System	KOPS	Thousands of Operations Per Second
IEEE	Institute of Electrical and Electronic Engineers	LAN	Local Area Network
IES	Institute of Environmental	LCC	Life Cycle Cost
IES	Sciencies	LCC	Leadless Chip Carrier
IFB	Invitation for Bid	LCCC	Leadless Ceramic Chip
IFF	Identification Friend or Foe		Carrier
IFFT	Inverse Fast Fourier	LED	Light Emitting Dioide
	Transform	LFR	Launch and Flight Reliability
IG	Inspector General	LHR	Low Hop Rate
l Level	Intermediate Level	LIF	Low Insertion Force
ILD	Injection Laser Diode	LIFO	Last In First Out
ILS	Integrated Logistics	LISP	List Processing
	Support	LRM	Line Replaceable Module
ILSM	Integrated Logistics	LRU	Line Replaceable Unit
	Support Manager	LSA	Logistics Support Analysis
IMPATT	Impact Avalanche and	LSAR	Logistics Support Analysis
	Transit Time	LOAN	Record
INEWS	Integrated Electronic Warfare System	LSB	Least Significant Bit

LSE	Lead System Engineer	I MIL-STD	Military Standard
LSI	Large Scale Integration	MIMIC	Microwave Millimeter Wave
LSSD	Level Sensitive Scan		Monolithic Integrated Circuit
LSTTL	Design Low Power Schottky	MIN	Maintenance Interface Network
	Transistor Transistor Logic	MIPS	Million Instructions Per Second
LUT	Look Up Table Millimeter	MISD	Multiple Instructions Single
mm ^		1 111102	Data
mA ma	Milliampere Millisecond	MLB	Multilayer Board
ms mW	Milliwatt	MLIPS	Million Logic
M	Maintainability		Inferences/Instructions Per
m	Million		Second
Mb	Megabit	MMBF	Mean Miles Between Failure
Mct	Mean Corrective	MMD	Mean Mission Duration
	Maintenance Time	MMH/FH	Maintenance Manhours Per Flight Hour
Mil	1000th of an Inch	MMH/PH	Mean Manhours Per
M-MM	Mean Maintenance Manhours		Possessed Hour
MAC	Multiplier Accumulator Chip	MMIC	Monolithic Microwave
MAJCOM	Major Command	MMM	Integrated Circuit Mass Memory Module
MAP	Modular Avionics Package	MMPS	Million Multiples Per Second
MBPS	Million Bits Per Second	MMR	Multimode Radar
MCCR	Mission Critical Computer	MMS	
WOON	Resources	MMW	Mass Memory Superchip Millimeter Wave
MCFOS	Military Computer Family	1	Maintenance Node
	Operating System	MN	Maintenance Note Maintenance Network Node
MCOPS	Million Complex Operations	MNN MNS	Mission Need Statement
	Per Second	MOA	
MCTL	Military Critical Technology		Memorandum of Agreement
	List	MODEM	Modulator Demodulator
MCU	Microcontrol Unit	MOPS	Million Operations Per Second
MD	Maintainability	MOS	Metal Oxide Semiconductor
MDOC	Demonstration	MOSFET	Metal Oxide Semiconductor
MDCS	Maintenance Data Collection System	11100121	Field Effect Transistor
MDM	Multiplexer/Demultiplexer	MP	Maintenance Processor
MDR	Microcircuit Device	MPCAG	Military Parts Control
WIDI	Reliability		Advisory Group
MDT	Mean Down Time	MRAP	Microcircuit Reliability
MELF	Metal Electrode Face	MCD	Assessment Program
MENS	Mission Element Needs	MSB	Most Significant Bit
	Statement	MSI	Medium Scale Integration Mean Time Between Critical
MENS	Mission Equipment Needs Statement	MTBCF	Failures
MFLOPS	Million Floating Point Operations Per Second	MTBD	Mean Time Between Demand
MHz	Megahertz	MTBDE	Mean Time Between Downing Events

MTBF	Mean Time Between Failure	OT&E	Operational Test & Evaluation
MTBFF	Mean Time Between Functional Failure	отѕ	Off-The-Shelf
MTBM-IND	Mean Time Between	Р	Power
	Maintenance-Induced (Type	Poly	Polycrystalline Silicon
	2 Failure)	PtSi	Platinum Silicide
MTBM-INH	Mean Time Between	PAL	Programmable Array Logic
	Maintenance-Inherent (Type 1 Failure)	PAT	Programmable Alarm Thresholds
MTBM-ND	Mean Time Between	PC	Printed Circuit
	Maintenance-No Defect (Type 6 failure)	PCA	Physical Configuration Audit
MTBM-P	Mean Time Between Maintenance-Preventive	PCB	Printed Circuit Board
MIDNATOT		PCO	Procuring Contracting
MTBM-TOT	Mean Time Between Maintenance-Total	'00	Officer
MTBMA	Mean Time Between	PD	Power Dissipation
	Maintenance Actions	PDF	Probability Density Function
MTBR	Mean Time Between	PDL	Program Design Language
	Removals	PDR	Preliminary Design Review
MTBUMA	Mean Time Between	PEM	Program Element Monitor
	Unscheduled Maintenance	PGA	Pin Grid Array
N CTT	Actions	PIN	Positive Intrinsic Negative
MTE	Multipurpose Test Equipment	PLA	Programmable Logic Array
MTE	Minimal Test Equipment	PLCC	Plastic Leadless Chip
MTI	Moving Target Indicator		Carrier
MITE	Mean Time to Error	PLD	Programmable Logic Device
MITE	Mean Time To Failure	PM	Program Manager
MUX	Multiplexer	PMD	Program Management Directive
MV	Mega Volt (Million Volt)	DMOS	P-Channel Metal Oxide
MWPS	Million Words Per Second	PMOS	Semiconductor
NDI	Nondevelopmental Items	PMP	Program Management Plan
NDT	Nondestructive Testing	PMP	Parts, Materials and
NMOS	N-Channel Metal Oxide	' '''	Processes
	Semiconductor	PMR	Program Management
ns	Nanosecond	DI 4DT	Review
O-Level	Organizational Level	PMRT	Program Management Responsibility Transfer
O&M	Operation and Maintenance	PPM	Parts Per Million
OMB	Office of Management and Budget	PPSL	Preferred Parts Selection
OPR	Office of Primary	1,102	List
	Responsibility	PO	Program Office
OPS	Operations Per Second	PROM	Programmable Read Only
ORD	Operational Requirements		Memory
	Document	PRR	Production Readiness Review
OROM	Optical Read Only Memory	PRST	
OSD	Office of the Secretary of Defense	Lugi	Probability Ratio Sequential Test

De	Power Supply	SAF	Secretary of the Air Force
PS	Power Supply	SAR	Synthetic Aperture Radar
PTH	Plated Through Hole Pulse Width	SAW	Surface Acoustic Wave
PW	• • • • • • • • • • • • • • • • • • • •		Small Business Innovative
PWB	Printed Wiring Board	SBIR	Research
QA	Quality Assurance	sc	Space Center
QC	Quality Control	SCA	Sneak Circuit Analysis
QDR	Quality Deficiency Report		
QML	Qualified Manufacturers List	SCARLET	Sneak Circuit Analysis Rome Laboratory
QPL	Qualified Parts List		Engineering Tool
QT&E	Qualification Test and Evaluation	SCD	Specification Control Drawing
QUMR	Quality Unsatisfactory	SCR	Silicon Control Rectifier
Q 5	Material Report	SDI	Strategic Defense Initiative
R	Reliability	SDL	System Description Language
R&M	Reliability and	SDR	System Design Review
	Maintainability	SDS	Structured Design System
RAD	Radiation	SE SE	Support Equipment
RAM	Random Access Memory		
RAMS	Reliability and Maintainability Symposium	SECDED	Single Error Correction, Double Error Detection
RD	Random Defect	SECDEF	Secretary of Defense
RDGD	Reliability Development	SED	Single Error Detection
NDGD	Growth Test	SEDS	System Engineering
RDT	Reliability Demonstration	0514	Detailed Schedule
	Test	SEM	Standard Electronic Module
REG	Register	SEMP	Systems Engineering Management Plan
RF	Radio Frequency	SER	Soft Error Rate
RFP	Request for Proposal	SERD	Support Equipment
RH	Relative Humidity	SEND	Recommended Data
RISA	Reduced Instruction Set Architecture	SEU	Single Event Upset
RISC	Reduced Instruction Set	SIP	Single In-Line Package
11100	Computer	SMD	Standard Military Drawing
RIW	Reliability Improvement	SMD	Surface Mounted Device
	Warranty	SMT	Surface Mounted
RL	Rome Laboratory		Technology
RMS	Root Mean Square	S/N	Signal to Noise Ratio
ROC	Required Operational	SOA	Safe Operating Area
	Capability	SOI	Silicon On Insulator
ROM	Read Only Memory	SOIC	Small Outline Integrated
ROM	Rough Order of Magnitude		Circuit
RQT	Reliability Qualification Test	SON	Statement of Need
RSA	Rapid Simulation Aids	SORD	Systems Operational
RSR	Runtime Status Register	000	Requirements Document
RTL	Register Transfer Language	SOS	Silicon On Sapphire
RTOK	Retest Okay	SOW	Statement of Work
RTQC	Real Time Quality Control	SPAD	Scratch Pad Memory

SPO System Program Office SQC Statistical Quality Control SR Siew Rate SRA Shop Replaceable Assembly SRD System Requirement Document SRAM Static Random Access Memory SRAP Semiconductor Reliability Assessment Program SRL Shift Register Latch SRR Systems Requirement Extra Shift Register Latch SRR Systems Requirement Review SRA Source Selection Authority SSAC Source Selection Authority SSAC Source Selection Authority SSAC Source Selection Feature Evaluation Board SSP Source Selection Feature SSP Source Selection Signal Processor Architecture SSR Software Specification Review ST Self Tost STD Standard STE Special Test Equipment STE Special Temperature Ta Ambient Temperature Ta Ambient Temperature Ta Temperature Ta Test Readiness Review Volt Ultra-Violet Programmable Transistor-Transistor Logic Ultra-Violet Programmable Read Only Memory Volt Vory High Speed Integrated Circuit Communications Processor TCR Temperature Coefficient of Expansion TCR Temperature Coefficient of Resistance SYSP Survivas Specification Review TCR Temperature Coefficient of Resistance	SPC	Statistical Process Control	TDDB	Time Dependent Dielectric
SR Slew Rate SRA Shop Replaceable Assembly SRD System Requirement Document SRAM Static Random Access Memory SRAP Semiconductor Reliability Assessment Program SRL Shift Register Latch SRR Systems Requirement Review SRA Source Selection Authority SSAC Source Selection Authority SSAC Source Selection Advisory Council SSEB Source Selection Plan SSPA Submicron Signal Processor Architecture SSP Source Selection Plan SSPA Submicron Signal Processor Architecture SSR Software Specification Review ST Self Test STD Standard STD Standard STD Standard STD Standard STD Standard STV Steerable Television Set STV Steerable Television			TDM	
SRA Shop Replaceable Assembly SRD System Requirement Document TM Test Modules SRAM Static Random Access Memory TM Technical Evaluation Team TM Test Modules SRAP Semiconductor Reliability Assessment Program TM Test Measurement and Diagnostic Equipment TM Test Masurement and Diagnostic Equipment TMP Test and Maintenance Processor TMP Test and Maintenance Processor TPS Test Program Set TPWG Test Plan Working Group Test Plan Working Group Test Plan Working Group Toul Quality Management TMP Test Requirements Document TRD Test Plan Working Group Test Plan Working Group Test Plan Working Group Toul Quality Management TPM Test Requirements Document TRD Test Requirements Tr		•		-
Assembly SRD System Requirement Document SRAM Static Random Access Memory SRAP Semiconductor Reliability Assessment Program SRL Shift Register Latch SRR Systems Requirement Review SRAW Source Selection Authority SSAC Source Selection Filan SSP Source Selection Authority SSAC Source Selection Authority SSAC Source Selection Filan SSAC Source Selection Authority SSAC Source Selection Authority SSAC Source Selection Filan SSAC Source Selection Authority SSAC Source Selection Filan SSAC Source Selection Authority Test Plan Working Group Tes				
SRAM Static Random Access Memory TMDE Test Modules SRAP Semiconductor Reliability Assessment Program TMP Test and Maintenance Processor SRL Shift Register Latch SRR Systems Requirement Review TPS Test Program Set Test Program S	SRA	Shop Replaceable Assembly	IEMP	Plan
SRAM Static Random Access Memory SRAP Semiconductor Reliability Assessment Program SRL Shift Register Latch SRR Systems Requirement Review SRU Shop Replaceable Unit SSA Source Selection Authority SSA Source Selection Authority SSA Source Selections Evaluation Board SSI Small Scale Integration SSP Source Selections SSP Source Selection Plan UHF Ultra High Frequency ULSI Ultra Large Scale Integration UNFROM Ultra-Violet Programmable Read Only Memory VOR VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Hardware Description Language VHSIC Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration TCE Thermal Coefficient of Expansion VSP Variable Site Parameters VSP Variable Site Parameters VFP Very High Speed Integrated Circuit Technology	SRD	System Requirement	TET	
Memory SRAP Semiconductor Reliability Assessment Program SRL Shift Register Latch SRR Systems Requirement Review SRU Shop Replaceable Unit SSA Source Selection Authority SSAC Source Selection Advisory Council SSEB Source Selection Advisory Council SSEB Source Selection Selection Plan SSP Source Selection Plan SSP Ultra High Frequency ULSI Ultra Large Scale Integration UNF Universal Matched Filter UUT Unit Under Test UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory STINFO Scientific and Technical Information STV Steerable Television Set S/W Software TC Case Temperature Ta Ambient Temperature TC Case Temperature Tc Case Temperature Trange Storage Temperatur		Document	TM	Test Modules
SRAP Semiconductor Reliability Assessment Program SRL Shift Register Latch SRR Systems Requirement Review SRU Shop Replaceable Unit SSA Source Selection Authority SSAC Source Selection Advisory Council SSEB Source Selections TRD Test Requirements Document SSEB Source Selection Advisory Council SSEB Source Selection Plan SSI Small Scale Integration SSP Source Selection Plan SSP UBMicron Signal Processor Architecture SSR Software Specification Review ST Self Test STD Standard STE Special Test Equipment STE Special Test Equipment STINFO Scientific and Technical Information STV Steerable Television Set S/W Software t Time T Temperature Ta Ambient Temperature Ta Ambient Temperature Ta Case Temperature Ta Tenterature Ta Temperature Ta Tenterature Ta Temperature Ta Tem	SRAM	Static Random Access	TM	Technical Manuals
Assessment Program SRL Shift Register Latch SRR Systems Requirement Review SRU Shop Replaceable Unit SSA Source Selection Authority SSAC Source Selection Advisory Council SSEB Source Selection Advisory Council SSEB Source Selections Evaluation Board SSI Small Scale Integration SSP Source Selection Plan SSP Uthra Large Scale Integration SSP Source Selection Plan SSP Source Selection Plan SSP Uthra Large Scale Integration SSP Source Selection Plan SSM Software UUT Unit Under Test UUT Unit Under Test UUT Unit Under Test UVPROM STINFO Scientific and Technical Information SSP Source Selection Plan SSP Uthra Large Scale Integration VV Volt VCP Very High Speed Integrated Circuit Hardware Description Language VHSIC Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSM Very High Speed Integrated Circuit Submicron VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology			TMDE	
SRI Shift Register Latch SRR Systems Requirement Review SRU Shop Replaceable Unit SSA Source Selection Authority SSAC Source Selection Advisory Council SSEB Source Selections Evaluation Board SSP Source Selection Plan SSPA Submicron Signal Processor Architecture ST Self Test STD Standard STE Special Test Equipment STINFO Scientific and Technical Information STV Steerable Television Set SAW Software t Time T Temperature Ta Ambient Temperature Ta Ambient Temperature TaC Tactical Air Command TCE Thermal Coefficient of Expansion TCR Test Program Set To Test Program Set TO Test Program Set Test Pregram Set Test Program Set Test Pregram Set Test Program Set Test Requirements Document Test Requirements Document Test Requirements Document Test Readines Review Time Test Readines Review Time Test Requirements Document Test Readines Review Time Stress Measurement Device Till Ture Stress Measurement UHF Ultra High Frequency UHF Uhr High Frequency Uhr Universal Matched Filter UUT Unit Under Test UVPROM Utra-Viole Programmable Read Only Memory Vot Very High Speed Integrated Circuit Insertion Module Ver	SRAP			• • •
SRR Systems Requirement Review Shop Replaceable Unit TPWG Test Plan Working Group Total Quality Management Total Public Management Total Quality Management Total Public Management Total Public Management Total Quality Management Total Quality Management Total Public Management Total Quality Management Total Quality Management Total Public Management Total Pub	0.01		TMP	
Review SRU Shop Replaceable Unit TPS Test Program Set TPWG Test Plan Working Group Total Quality Management Total Quality Management Total Quality Management Total Quality Management TRD Test Requirements Document TRD Test Requirements Document TRD Test Readiness Review TSMD Time Stress Measurement Device Transistor-Transistor Logic Ultra High Frequency Ultra High Frequency Ultra High Frequency Ultra Large Scale Integration Review Ultra High Frequency Ultra Large Scale Integration Matched Filter Ultra Stress Measurement Device Ultra High Frequency Ultra Large Scale Integration Ultra Large Scale Integration Matched Filter Ultra Ultra Large Scale Integration Ultra Universal Matched Filter Ultra Stress Measurement Device Ultra High Frequency Ultra Large Scale Integration Ultra Large Scale Integration Ultra Universal Matched Filter Ultra Ultra Large Scale Integration Ultra Unit Under Test Ultra Ultra Unit Under Test Ultra Ultra Large Scale Integration Ultra Unit Under Test Ultra Ultra Unit Under Test Ultra Ultra Large Scale Integration VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Hardware Description Language VHSIC Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology		-	T0	
SRU Shop Replaceable Unit SSA Source Selection Authority SSAC Source Selection Advisory Council SSEB Source Selections Evaluation Board SSI Small Scale Integration SSP Source Selection Plan SSP Source Selection Plan SSR Submicron Signal Processor Architecture SSR Software Specification Review ST Self Test STD Standard STE Special Test Equipment STINFO Scientific and Technical Information STV Steerable Television Set SW Software t Time T Temperature Ta Ambient Temperature TG Case Temperature TJ Junction Temperature TG Tactical Air Command TBD To Be Determined TC Temperature Coefficient TCE Thermal Coefficient of Expansion TCR Temperature Coefficient of Resistance TMR Test Plan Working Group Total Quality Management TRR Test Readiness Review TSTMD Time Stress Measurement Device TTH Test Transistor-Transistor Logic UHF Ultra High Frequency ULSI Ultra Large Scale Integration UMF Universal Matched Filter UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSM Very High Speed Integrated Circuit Submicron VSM Very High Speed Integrated Circuit Technology	SHH			
SSA Source Selection Authority SSAC Source Selection Advisory Council SSEB Source Selections Evaluation Board SSP Source Selection Plan SSP Source Selection Plan SSPA Submicron Signal Processor Architecture SST Self Test STD Standard STINFO Scientific and Technical Information STV Steerable Television Set S/W Software t Time T Temperature Ta Ambient Temperature Tric Case Temperature Tric Tactical Air Command TC Temperature Coefficient TCE Thermal Coefficient of Resistance SSEB Source Selections Evaluation Advisory TRD Test Requirements Document TRR Test Readiness Review TSMD Time Stress Measurement Device TIMP Time Attraction TIL Transistor-Transistor Logic UHF Ultra High Frequency UHF Ultra High Frequency UHF Unit Under Test UVT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Insertion Module Very High Speed Integrated Circuit Insertion Module VLSI Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VFSP Variable Site Parameters VFSP Very High Speed Integrated Circuit Technology	CDLI			
SSAC Source Selection Advisory Council SSEB Source Selections Evaluation Board SSI Small Scale Integration SSP Source Selection Plan SSPA Submicron Signal Processor Architecture SSR Software Specification Review ST Self Test STD Standard STINFO Scientific and Technical Information STV Steerable Television Set SM Software T Temperature T Temperature T Temperature T Temperature T Temperature T To Be Determined TC Temperature Coefficient of Expansion TRR Test Requirements Document TRR Test Requirements TIRR Test Requirements Transistor-Transistor Logic UHF Ultra High Frequency UHF Ultra Large Scale Integration UMF Universal Matched Filter UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Insertion Module Very High Speed Integrated Circuit Integration VSM Very High Speed Integrated Circuit Insertion Module VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VFSP Variable Site Parameters VERY Very High Speed Integrated Circuit Technology		· · · ·		- •
SSEB Source Selections Evaluation Board SSI Small Scale Integration SSP Source Selection Plan SSPA Submicron Signal Processor Architecture SSR Software Specification Review ST Self Test STD Standard STE Special Test Equipment STINFO Scientific and Technical Information STV Steerable Television Set SM Software T Temperature Ta Ambient Temperature Tstg Storage Temperature TTG Tactical Air Command TC Temperature Coefficient TCE Thermal Coefficient of Expansion SSI Source Selections TIRR Test Readiness Review TRRD Tiest Test Totat Readiness Review TTRS Test Storage Temperation TRR Test Readiness Review TTRR Test Readiness Review Tract Readiness Review Transistor-Transistor Logic UHF Ultra High Frequency ULSI Ultra Large Scale Integration UMF Universal Matched Filter UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Hardware Description Language VHSIC Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology				•
Evaluation Board SSI Small Scale Integration SSP Source Selection Plan SSPA Submicron Signal Processor Architecture SSR Software Specification Review ST Self Test STD Standard STINFO Scientific and Technical Information STV Steerable Television Set SM Software t Time T Temperature Ta Ambient Temperature Tig Storage Temperature TaC Tactical Air Command TDC Temperature Coefficient TCE Thermal Coefficient of Exaluation Board TSMD Time Stress Measurement Device TTL Transistor-Transistor Logic UHF Ultra High Frequency ULSI Ultra Large Scale Integration UMF Universal Matched Filter UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Insertion Module Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSM Very High Speed Integrated Circuit Submicron VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology	SSAC	Council	TRD	
SSI Small Scale Integration SSP Source Selection Plan SSPA Submicron Signal Processor Architecture SSR Software Specification Review ST Self Test STD Standard STINFO Scientific and Technical Information STV Steerable Television Set SM Software T Temperature T Ambient Temperature T C Case Temperature TTG Tactical Air Command TDC Temperature Coefficient TCE Thermal Coefficient of Expansion TCR Temperature Coefficient of SSPA Source Selection Plan TTL Transistor-Transistor Logic UHF Ultra High Frequency ULSI Ultra Large Scale Integration UMF Universal Matched Filter UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology	SSEB		TRR	Test Readiness Review
SSP Source Selection Plan SSPA Submicron Signal Processor Architecture SSR Software Specification Review ST Self Test STD Standard STE Special Test Equipment STINFO Scientific and Technical Information STV Steerable Television Set SM Software T Temperature Ta Ambient Temperature Tf C Case Temperature TAC Tactical Air Command TC Temperature Coefficient TCE Themal Coefficient of Expansion TTL Transistor-Transistor Logic UHF Ultra High Frequency ULSI Ultra Large Scale Integration UMF Universal Matched Filter UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology			TSMD	Time Stress Measurement
SSPA Submicron Signal Processor Architecture SSR Software Specification Review ST Self Test STD Standard STE Special Test Equipment STINFO Scientific and Technical Information STW Steerable Television Set SM Software T Temperature Ta Ambient Temperature To Case Temperature Tify Junction Temperature TAC Tactical Air Command TC Temperature Coefficient TCE Thermal Coefficient of Expansion TCR Temperature Coefficient of Resistance SSR Software Specification Review ULSI Ultra High Frequency Ultra Large Scale Integration UMF Universal Matched Filter UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Neerlion Module VLSI Very Large Scale Integration UMF Universal Matched Filter UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VYPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Insertion Module VHSIC Very High Speed Integrated Circuit Submicron VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology		<u>-</u> [Device
Processor Architecture SSR Software Specification Review ST Self Test STD Standard STE Special Test Equipment STE Special Test Equipment STINFO Scientific and Technical Information STV Steerable Television Set S/W Software t Time T Temperature Ta Ambient Temperature To Case Temperature Tify Junction Temperature TAC Tactical Air Command TC Temperature Coefficient TC Temperature Coefficient TCE Thermal Coefficient of Expansion TCR Temperature Coefficient of Resistance VINF Unit Large Scale Integration UMF Universal Matched Filter UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Insertion Module VHSIC Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integrated Circuit Submicron VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology				<u>-</u>
SSR Software Specification Review ST Self Test STD Standard STE Special Test Equipment STINFO Scientific and Technical Information STV Steerable Television Set Standare STW Software Ta Ambient Temperature Tc Case Temperature Tf Storage Temperature TAC Tactical Air Command TC Temperature Coefficient TCE Thermal Coefficient of Expansion TCR Temperature Coefficient of Expansion T Temperature Coefficient of Expansion T Temperature Coefficient of Expansion SSR Software Series Integration UMF Unite Large Scale Integration VVPROM Ultra-Violet Programmable Read Only Memory Volt VCP Very High Speed Integrated Circuit Insertion Module VHDL Very High Speed Integrated Circuit Submicron VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology	SSPA		UHF	
ST Self Test STD Standard STE Special Test Equipment STINFO Scientific and Technical Information STV Steerable Television Set S/W Software t Time Ta Ambient Temperature Tc Case Temperature Tfl Junction Temperature TaC Tactical Air Command TDD To Be Determined TC Temperature Coefficient TCE Thermal Coefficient of Expansion TCR Temperature Coefficient of Resistance TID Standard UUT Unit Under Test UVPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Uvery High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology	SSR	Software Specification	ULSI	
STD Standard STE Special Test Equipment STINFO Scientific and Technical Information STV Steerable Television Set S/W Software t Time T Temperature Ta Ambient Temperature To Case Temperature Tity Junction Temperature Tato Tactical Air Command TBD To Be Determined TC Temperature Coefficient TC Temperature Coefficient of Expansion TCR Temperature Coefficient of Resistance STINFO Scientific and Test Equipment VUPROM Ultra-Violet Programmable Read Only Memory V Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit VIM Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology			UMF	Universal Matched Filter
STE Special Test Equipment STINFO Scientific and Technical Information STV Steerable Television Set S/W Software t Time Ta Ambient Temperature Tc Case Temperature Tj Junction Temperature Tate Storage Temperature TAC Tactical Air Command TC Temperature Coefficient TC Temperature Coefficient TC Temperature Coefficient TC Temperature Coefficient of Expansion TCR Temperature Coefficient of Resistance Syr Note Trogrammable Read Only Memory Volt VCP Very High Speed Integrated Circuit Communications Processor VHDL Very High Speed Integrated Circuit Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology			UUT	Unit Under Test
STINFO Scientific and Technical Information STV Steerable Television Set S/W Software t Time Ta Ambient Temperature Tc Case Temperature Tj Junction Temperature Tatg Storage Temperature TAC Tactical Air Command TC Temperature Coefficient of Expansion TCR Temperature Coefficient of Resistance V Volt VCP Very High Speed Integrated Circuit Hardware Description Language VHSIC Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology			UVPROM	Ultra-Violet Programmable
Information STV Steerable Television Set S/W Software t Time T Temperature Ta Ambient Temperature Tij Junction Temperature Tstg Storage Temperature TAC Tactical Air Command TBD To Be Determined TC Temperature Coefficient of Expansion TCR Temperature Coefficient of Resistance VCP Very High Speed Integrated Circuit Hardware Description Language VHSIC Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology				
STV Steerable Television Set S/W Software t Time T Temperature Ta Ambient Temperature TC Case Temperature Tj Junction Temperature TAC Tactical Air Command TC Temperature Coefficient of Resistance TCR Temperature Coefficient of Resistance VHDL Very High Speed Integrated Circuit Hardware Description Language VHSIC Very High Speed Integrated Circuit Insertion Module Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VFB Very High Speed Integrated Circuit Technology	STINFO		-	
S/W Software t Time T Temperature Ta Ambient Temperature Tc Case Temperature Tj Junction Temperature TAC Tactical Air Command TBD To Be Determined TC Temperature Coefficient of Expansion TCR Temperature Coefficient of Resistance Sircuit Submicron Very High Speed Integrated Circuit Insertion Module TVLSI Very Large Scale Integration TVSP Variable Site Parameters TVSP Variable Site Parameters TVSP Very High Speed Integrated Circuit Technology	CTV	***************************************	VCP	
t Time T Temperature Ta Ambient Temperature Tc Case Temperature Tj Junction Temperature TAC Tactical Air Command TBD To Be Determined TC Temperature Coefficient of Expansion TC Temperature Coefficient of Resistance TCR Temperature Coefficient of Resistance VHDL Very High Speed Integrated Circuit VIM Very High Speed Integrated Circuit Submicron VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology				
T Temperature Ta Ambient Temperature Tc Case Temperature Tj Junction Temperature Tstg Storage Temperature TAC Tactical Air Command TBD To Be Determined TC Temperature Coefficient TC Temperature Coefficient TC Temperature Coefficient of Expansion TCR Temperature Coefficient of Resistance TCR Temperature Coefficient of Resistance Circuit Hardware Description Language VHSIC Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology			VUDI	
Ta Ambient Temperature Tc Case Temperature Tj Junction Temperature Tstg Storage Temperature TAC Tactical Air Command TBD To Be Determined TC Temperature Coefficient TC Temperature Coefficient TC Temperature Coefficient TCE Thermal Coefficient of Expansion TCR Temperature Coefficient of Resistance TCR Temperature Coefficient of Resistance Description Language VHSIC Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology	-		VHDL	
Tc Case Temperature Tj Junction Temperature Tstg Storage Temperature TAC Tactical Air Command TBD To Be Determined TC Temperature Coefficient TCE Thermal Coefficient of Expansion TCR Temperature Coefficient of Resistance TCR Temperature Coefficient of Resistance VHSIC Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology	-	•		
Tig Junction Temperature Tstg Storage Temperature TAC Tactical Air Command TBD To Be Determined TC Temperature Coefficient TC Thermal Coefficient of Expansion TCR Temperature Coefficient of Resistance Circuit VIM Very High Speed Integrated Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology			VHSIC	
Tstg Storage Temperature TAC Tactical Air Command TBD To Be Determined TC Temperature Coefficient TCE Thermal Coefficient of Expansion TCR Temperature Coefficient of Resistance VIM Very High Speed Integrated VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology		· •	***************************************	
TAC Tactical Air Command TBD To Be Determined TC Temperature Coefficient TCE Thermal Coefficient of Expansion TCR Temperature Coefficient of Resistance Circuit Insertion Module VLSI Very Large Scale Integration VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters VTB Very High Speed Integrated Circuit Technology	-	•	VIM	Very High Speed Integrated
TBD To Be Determined Integration TC Temperature Coefficient VSM Very High Speed Integrated TCE Thermal Coefficient of Expansion VSP Variable Site Parameters TCR Temperature Coefficient of Resistance VTB Very High Speed Integrated Circuit Technology	-			
TC Temperature Coefficient VSM Very High Speed Integrated Circuit Submicron VSP Variable Site Parameters TCR Temperature Coefficient of Resistance VTB Very High Speed Integrated Circuit Technology			VLSI	
TCE Thermal Coefficient of Expansion VSP Variable Site Parameters TCR Temperature Coefficient of Resistance VTB Very High Speed Integrated Circuit Technology			V/SM	•
Expansion VSP Variable Site Parameters TCR Temperature Coefficient of Resistance VTB Very High Speed Integrated Circuit Technology		•	VOIVI	
TCR Temperature Coefficient of VTB Very High Speed Integrated Circuit Technology			VSP	
Resistance Circuit Technology	TCR	·		
200000000000000000000000000000000000000				

WAM	Window	Addressable

Memory

WBS Work Breakdown Structure
WRSK War Readiness Spares Kit
WSI Wafer-Scale Integration
WSIC Wafer-Scale Integrated

Circuit

X Reactance
XCVR Transceiver
Y Admittance
Z Impedance

ZIF Zero Insertion Force