

Section 1 CS amp open loop

Section 2: CS with R_{sf} gain controlled


Section 3: CD amp

Common source (CS)


Designing procedure of common source MOSFET amplifier can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements, it leaves the designer enough freedom to choose the operating point as necessary for the application. However, it is to remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are fairly tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.

Section 1: Common Source with Source Resistance Bypassed Configuration (open Loop)


In this configuration, R_s is bypassed with C_s . The circuit diagram with necessary variables is provided in CS Fig.1.



CS Figure 1: MOSFET Common Source



CS Figure 2: MOSFET characteristics, Example not your Q-point



CS Figure 3: Common Source Small Signal Equivalent Circuit

CS Part 1: Measure the device parameters

For the design of the amplifier, the 3 parameter values required are r_o and g_m . Derived from the transistor characteristics curve shown in CS Fig.2, one can set an approximate Q-point (V_{DS} and I_D) in the active region and measure r_o and g_m . We will solve for V_{DS} and estimate I_D .

Solve for V_{DS} see below.

For an approximate I_D Q-point use $I_D \approx 2.2 * I_{load}$ this is not the solution to your design Q-point. We can use an approximate I_D because r_o and g_m will not very much with small changes in Q-point.

$r_o = \Delta V_{DS} / \Delta I_D$ the slope of a line thru Q-point

$g_m = \Delta I_D / \Delta V_{SG}$ measured around Q-point

Plot the estimated Q-point (V_{DS}, I_D) on the MOSFET characteristics curve.

From the curves estimate V_{DSsat} the point where the curve begins to flattens out ≈ 1 Vdc

CS Part 2: Determine the Q-point.

Start with your MOSFET determine the Q-point and select the bias 4 resistors.

CS Step 2.1: Choose V_S

Set $V_S =$ between 2V to 3V. provides negative feedback DC bias

CS Step 2.2: Calculate the midpoint V_D .

Midpoint selection will allow for maximum output voltage swing.

We will add 20% to V_{out} so the design is not on the edge of the solution.

$$V_{D(max)} = V_{DD} - (V_{out} + 20\%V_{out})$$

$$V_{D(min)} = V_S + V_{DS sat} + (V_{out} + 20\%V_{out})$$

$$V_D = (V_{D(max)} + V_{D(min)}) / 2 \quad \text{Midpoint } V_D \text{ Q-point}$$

$$V_{DS} = V_D - V_S$$

CS Step 2.3: Calculate R_D .

The DC equation: $V_{DD} - V_D = V_{RD} = R_D I_D$

The AC equation: $V_{out} = i_d (R_D \parallel r_o \parallel R_L)$

Combined equation: $V_{out} = V_{RD} (r_o \parallel R_L) / (R_D + (r_o \parallel R_L))$

Rewriting to solve for R_D .

Added 20% V_{out} to move I_D off the edge

$$R_D = \frac{V_{DD} - V_D}{V_{out} + 20\%V_{out}} (r_o \parallel R_L) - (r_o \parallel R_L)$$

CS Step 2.4: Calculate I_D .

$$I_D = (V_{DD} - V_D) / R_D$$

Thus, Q-point is (V_{DS}, I_D).

CS Step 2.5: Find VSG, and VG

Plot the Q-point (V_{DS}, I_D) on the MOSFET characteristics curve.

From the curves, find VSG.

$$V_G = V_S + V_{SG}$$

CS Part 3: Determine bias resistors.**CS Step 3.1: Calculate RS.**

$$I_S = I_D$$

$$\therefore R_S = \frac{V_S}{I_S}$$

CS Step 3.2: Calculate Rg1, Rg2. Based on required value for Rin.

Set Rin to desired value

$$V_G = V_S + V_{SG}$$

$$R_{in\ desired} = R_{inW}$$

$$R_{in2W} = R_{inW} - R_{i\ desired} = R_{in2}$$

$$R_{g1} = (V_{DD} / V_G) R_{in2W}$$

$$R_{g2} = R_{g1} V_G / (V_{DD} - V_G)$$

Check Rin meets requirements

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{in} = R_i + R_{in2}$$

CS Part 4: Calculating impedance and Gain

Refer to the small signal equivalent of the circuit you have just built in CS Fig. 3. We can calculate the following:

CS Step 4.1: Input Impedance:

$$R_{in2} = R_g = R_{g1} \parallel R_{g2} \quad R_S \text{ completely bypassed}$$

$$R_{in} = R_{in2} + R_i$$

CS Step 4.2: Output Impedance

$$R_{out} = R_D \parallel r_o. \quad R_S \text{ completely bypassed i.e. } R_{sf} = 0$$

CS Step 4.3: Voltage Gain AC equations

Recall $R_{in2} = R_g = R_{g1} \parallel R_{g2}$

$V_{out} = -g_m V_{sg}(R_d \parallel r_o \parallel R_{load})$

$V_{in} = ((R_{in2} + R_i) / R_{in2}) V_{in2} = (R_{in}/R_{in2}) V_{in2}$

$V_{in2} = V_{sg}$ If $R_{sf} = 0$

$A_{v2} = V_{out} / V_{in2} = -g_m V_{sg}(R_d \parallel r_o \parallel R_{load}) / V_{sg}$

Cancel V_{sg} $A_{v2} = -g_m (R_d \parallel r_o \parallel R_{load})$

$A_v = V_{out} / V_{in} = A_{v2} (R_{in2} / R_{in2} + R_i) = -(R_{in2} / R_{in}) * g_m (R_d \parallel r_o \parallel R_{load})$

CS Step 4.4: Current Gain

$$A_i = \frac{i_{load}}{i_{in}} = \frac{V_{out}/R_{load}}{V_{in}/R_{in}} = A_v \frac{R_{in}}{R_{load}}$$

CS Step 4.5: Power gain

$G = P_{out} / P_{in} = V_{out} * i_{load} / V_{in} * i_{in} = A_v * A_i$

In decibels $G_{dB} = 10 \log (A_v * A_i)$

CS Step 4.6: Vin and Voc of Vgen

Input signal level need to produce the required output voltage.

$V_{in} = V_{out} / A_v$

The open circuit voltage of the generator to produce the required output voltage.

Because of Voltage divider because the output impedance of the $R_{gen} = 50\Omega$

$V_{gen} = V_{in} (R_{gen} + R_{in}) / R_{in}$

Use this value in LTspice and the laboratory Function generator

CS Part 5: Frequency response

With the Q-point being set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output waveform.

First we will select C_{in} , C_{out} and C_S which jointly would set the low cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it f_L . Three capacitors will introduce 3 zeros in the transfer function of the system. Because we will set 3 zeros at the same frequency we must use the Band Width Shrinkage factor.

$$BW_{shrinkage} = \sqrt{2^{\frac{1}{n}} - 1}$$

Where n is the number of poles for low frequency breakpoints at same frequency.

$$f_L = \frac{f_{C_{in}} + f_{C_{out}} + f_{C_E}}{3\sqrt{2^{\frac{1}{3}} - 1}}$$

Setting the 3 frequencies equal, we get,

$$f_{C_{in}} = f_{C_{out}} = f_{C_S} = f_L \sqrt{2^{1/3} - 1} = FL * BW_{shrinkage}$$

Find the C for each breakpoint $f_{C_{in}}$, $f_{C_{out}}$, and f_{C_E} where $n = 3$.

$$C = \frac{1}{2\pi f_C (R \text{ seen by } C)}$$

Where C is the capacitor that sets the breakpoint f_C

R is the Thevenin equivalent resistance seen by the capacitor.

$$R_{C_S} = R_s \parallel (r_o + R_D \parallel R_{Load}) \parallel (1 / g_m)$$

The following table enlists the particular expressions.

R_{sig}	R_{gen+R_i}
C_{in}	$R_{sig} + R_{in2}$
C_{out}	$R_{load} + R_{out}$
C_S	$R_s \parallel (r_o + R_D \parallel R_{Load}) \parallel (1 / g_m)$
C_{hi}	$R_{sig} \parallel R_{in2}$
C_{hi2}	$R_{out} \parallel R_{load}$

CS Table 1: Resistance Seen By Capacitors

C_{hi} , on the contrary, sets the higher cut-off frequency f_H which is to be set from the specified range.

In this case because Chi, and Ch2 are to the same break point. We must use the band shrinkage factor with $n = 2$. We need only to find a two poles at $F_n / \text{bandshrinkage} = f_{\text{chi}} = f_{\text{ch2}}$ to set the high frequency cutoff.

$$\text{Set } F_{\text{chi}} = F_{\text{chi2}} = F_h / \sqrt{2^{1/2} - 1} = F_h / \text{BWshrinkage}$$

$$R_{\text{in2}} = R_{\text{g1}} \parallel R_{\text{g2}}$$

$$R \text{ seen by } C_{\text{chi}} \quad R_{\text{Chi}} = (R_{\text{gen}} + R_i) \parallel R_{\text{in2}}$$

$$C_{\text{chi}} = \frac{1}{2\pi f_{\text{Chi}} (R \text{ seen by } C_{\text{chi}})}$$

$$R \text{ seen by } C_{\text{hi2}} \quad R_{\text{Chi2}} = R_{\text{out}} \parallel R_{\text{load}}$$

$$C_{\text{hi2}} = \frac{1}{2\pi f_{\text{Chi2}} (R \text{ seen by } C_{\text{hi2}})}$$


Section 2: Common Source with source degeneration (partial R_s bypassed)

Common source with source degeneration (CSwRs)


Designing procedure of common source MOSFET amplifier with source degeneration can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements, it leaves the designer enough freedom to choose the operating point as necessary for the application. However, it is to remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are fairly tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.

Common Source with Source Resistance partially Bypassed (CSwRs)


In this configuration, R_s is bypassed with C_s . The circuit diagram with necessary variables is provided in CSwRs Fig.1.



CSwRs Figure 1: MOSFET Common Source



CSwRsf Figure 2: MOSFET characteristics, Example not your Q-point



CSwRsf Figure 3: Common Source Small Signal Equivalent Circuit

CSwRsf Part 1: Measure the device parameters

For the design of the amplifier, the 3 parameter values required are r_o and g_m . Derived from the transistor characteristics curve shown in CS Fig.2, one can set an approximate Q-point (V_{DS} and I_D) in the active region and measure r_o and g_m . We will solve for V_{DS} and estimate I_D .

Solve for V_{DS} see below.

For an approximate I_D Q-point use $I_D \approx 2.2 * I_{load}$ this is not the solution to your design Q-point. We can use an approximate I_D because r_o and g_m will not vary very much with small changes in Q-point.

$r_o = \Delta V_{DS} / \Delta I_D$ the slope of a line thru Q-point

$g_m = \Delta I_D / \Delta V_{GS}$ measured around Q-point

Plot the estimated Q-point (V_{DS}, I_D) on the MOSFET characteristics curve.

From the curves estimate V_{DSsat} the point where the curve begins to flatten out ≈ 1 Vdc

CSwRsf Part 2: Determine the Q-point.

Start with your MOSFET determine the Q-point and select the bias 4 resistors.

CSwRsf Step 2.1: Choose V_S

Set $V_S =$ between 2V to 3V. To provide negative feedback in DC bias

CSwRsf Step 2.2: Calculate the midpoint V_D .

Midpoint selection will allow for maximum output voltage swing.

We will add 20% to V_{out} so the design is not on the edge of the solution.

$$V_{D(max)} = V_{DD} - (V_{out} + 20\%V_{out})$$

$$V_{D(min)} = V_S + V_{DS sat} + (V_{out} + 20\%V_{out})$$

$$V_D = (V_{D(max)} + V_{D(min)}) / 2 \quad \text{Midpoint } V_D \text{ Q-point}$$

$$V_{DS} = V_D - V_S$$

CSwRsf Step 2.3: Calculate R_D .

The DC equation: $V_{DD} - V_D = V_{RD} = R_D I_D$ Voltage across R_D

The AC equation: $V_{out} = i_d (R_D \parallel r_o \parallel R_L)$

Combined equation: $V_{out} = V_{RD} (r_o \parallel R_L) / (R_D + (r_o \parallel R_L))$

Rewriting to solve for R_D .

$$R_D = \frac{V_{DD} - V_D}{V_{out} + 20\%V_{out}} (r_o \parallel R_L) - (r_o \parallel R_L)$$

CSwRsf Step 2.4: Calculate I_D .

$$I_D = (V_{DD} - V_D) / R_D$$

$$I_S = I_D$$

Thus, Q-point is (V_{DS}, I_D).

CSwRsf Step 2.5: Find DC bias V_{SG} , and V_G

Plot the Q-point (V_{DS}, I_D) on the MOSFET characteristics curve.

From the curves, find V_{SG} .

$$V_G = V_S + V_{SG}$$

CSwRsf Part 3: Determine bias resistors.**CSwRsf Step 3.1: Calculate R_{g1} , R_{g2} . Based on required value for R_{in} .**

Set R_{in} to desired value

$$V_G = V_S + V_{SG} \quad \text{DC bias point values.}$$

$$R_{in \text{ desired}} = R_{inW}$$

$$R_{in2W} = R_{inW} - R_{i \text{ desired}} \quad R_{in2W}$$

$$R_{g1} = (V_{DD} / V_G) R_{in2W}$$

$$R_{g2} = R_{g1} V_G / (V_{DD} - V_G)$$

Check R_{in} meets requirements

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{in} = R_i + R_{in2}$$

CSwRsf Step 3.2: Calculate R_{sf} from required gain.

$$I_S = I_D$$

$$\therefore R_S = \frac{V_S}{I_S} = R_{sf} + R_{sb} \quad \text{total DC source resistor.}$$

$$\text{Recall } R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$V_{out} = -g_m V_{sg} (R_D \parallel R_{load} \parallel (r_o + R_{sf} \parallel 1/g_m))$$

$$V_{in} = ((R_{in2} + R_i) / R_{in2}) V_{in2}$$

$$V_{in2} = V_{sg} + v_s \quad \text{AC voltage signal.}$$

$$V_{in2} = V_{sg} + (g_m V_{sg}) * R_{sf} = V_{sg} (1 + g_m R_{sf})$$

$$A_{v2} = V_{out} / V_{in2} = (-g_m V_{sg} (R_D \parallel (r_o + (R_{sf} \parallel 1/g_m)) \parallel R_{load})) / V_{sg} (1 + g_m R_{sf})$$

$$\text{Cancel } V_{sg} \quad A_{v2} = (-g_m (R_D \parallel (r_o + (R_{sf} \parallel 1/g_m)) \parallel R_{load})) / (1 + g_m R_{sf})$$

$$A_v = A_{v2} (R_{in2} / (R_{in2} + R_i))$$

$$A_v = V_{out} / V_{in} = (R_{in2} / (R_{in2} + R_i)) * (-g_m (R_D \parallel (r_o + (R_{sf} \parallel 1/g_m)) \parallel R_{load})) / (1 + g_m R_{sf})$$

$$\text{Rearrange } A_v = -g_m (R_{in2}/(R_{in2} + R_i)) * (R_D \parallel R_{load} \parallel (r_o + (R_{sf} \parallel 1/g_m))) / (1 + g_m R_{sf})$$

$$1 + g_m R_{sf} = -g_m (R_{in2}/(R_{in2} + R_i)) * (R_D \parallel R_{load} \parallel (r_o + (R_{sf} \parallel 1/g_m))) / A_v$$

Note: A_v is negative.

$$R_{sf} = -((R_{in2}/(R_{in2} + R_i)) * (R_D \parallel R_{load} \parallel (r_o + (R_{sf} \parallel 1/g_m))) / A_v) - 1 / g_m$$

We do not have R_{sf} yet so we will approximate the term

$$r_o + R_{sf} \parallel 1/g_m \approx r_o$$

$$\text{Yielding } R_{sf} = ((R_{in2}/(R_{in2} + R_i)) * (R_D \parallel R_{load} \parallel r_o)) / A_v - 1/g_m$$

CSwRsf Step 3.2: Calculate R_{g1} , R_{g2} . Based on required value for R_{in} .

Set R_{in} to desired value

$$V_G = V_S + V_{SG} \quad \text{DC bias point values.}$$

$$R_{in \text{ desired}} = R_{inW}$$

$$R_{in2W} = R_{inW} - R_i \text{ desired } R_{in2W}$$

$$R_{g1} = (V_{dd} / V_G) R_{in2W}$$

$$R_{g2} = R_{g1} V_G / (V_{dd} - V_G)$$

Check R_{in} meets requirements

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{in} = R_i + R_{in2}$$

CSwRsf Part 4: Calculating impedance and Gain

Refer to the small signal equivalent of the circuit you have just built in CS Fig. 3. We can calculate the following:

CSwRsf Step 4.1: Input Impedance:


$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{in} = R_{in2} + R_i$$

CS wRsf Step 4.2: Output Impedance

Derivation of the equation for the resistance looking into the drain.

i_x current from the test voltage v_x applied to the Drain of MOSFET we will ignore R_d for now.



CSwRfs Figure 4: Small signal equivalent circuit Drain resistance.

$V_{gs} = -i_x R_{sf}$ V_{gs} caused by applied test voltage, v_g gate voltage = 0v (AC signal voltage).

$-g_m(-i_x R_{sf})$ Current in the dependent source of MOSFET (AC signal current)

Current flowing thru r_o $i_{ro} = i_x - g_m(-i_x R_{sf}) = i_x + g_m i_x R_{sf}$

$V_x = r_o(i_x + g_m i_x R_{sf}) + i_x R_{sf}$ divide thru by i_x

The equation for the resistance looking into MOSFET Drain.

$V_x / i_x = r_o(1 + g_m R_{sf}) + R_{sf} = r_o + r_o g_m R_{sf} + R_{sf}$

Now apply R_d in parallel with impedance looking into MOSFET Drain.

$R_{out} = R_d \parallel (r_o(1 + g_m R_{sf}) + R_{sf}) = R_d \parallel (r_o + r_o g_m R_{sf} + R_{sf})$

CSwRsf Step 4.3: Voltage Gain calculated

Recall $R_{in2} = R_g = R_{g1} \parallel R_{g2}$

$V_{out} = -g_m V_{sg} (AC \text{ load}) = -g_m V_{sg} (R_D \parallel R_{load} \parallel (r_o + r_o g_m R_{sf} + R_{sf}))$

$V_{in} = (R_{in2} + R_i / R_{in2}) V_{in2}$

$V_{in2} = V_{out} / A_{v2}$

$V_{in2} = V_{sg} + v_s$ AC voltage signals.

$i_s = g_m * V_{sg}$ AC signal current not bias current I_s

$V_{in2} = V_{sg} + R_{sf} * i_s = V_{sg} + R_{sf}(g_m * V_{sg}) = V_{sg} (1 + g_m R_{sf})$

$A_{v2} = V_{out} / V_{in2} = -g_m V_{sg} (R_D \parallel R_{load} \parallel (r_o + r_o g_m R_{sf} + R_{sf})) / V_{sg} (1 + g_m R_{sf})$

$A_v = V_{out} / V_{in} = -((R_{in2} / (R_{in2} + R_i)) * g_m V_{sg} (R_D \parallel R_{load} \parallel (r_o + r_o g_m R_{sf} + R_{sf})) / V_{sg} (1 + g_m R_{sf}))$

Rearrange $A_v = -g_m ((R_{in2} / (R_{in2} + R_i)) (R_D \parallel R_{load} \parallel (r_o + r_o g_m R_{sf} + R_{sf})) / (1 + g_m R_{sf}))$

This is the calculated value for A_v using the components that we selected.

$A_v = V_{out} / V_{in} = -g_m ((R_{in2} / (R_{in2} + R_i)) (R_D \parallel R_{load} \parallel (r_o + r_o g_m R_{sf} + R_{sf})) / (1 + g_m R_{sf}))$

This gain will be higher than our design value because we made an approximation in step CSwRsf Step 3.2 above for finding R_{sf} . $r_o + R_{sf} \parallel 1/g_m \approx r_o$

CSwRsf Step 4.4: Current Gain

$$A_i = \frac{I_{load}}{I_{in}} = \frac{V_{out}/R_{load}}{V_{in}/R_{in}} = A_v \frac{R_{in}}{R_{load}}$$

CSwRsf Step 4.5: Power gain

$G = P_{out} / P_{in} = V_{out} * I_{load} / V_{in} * I_{in} = A_v * A_i$

In decibels $G_{dB} = 10 \log (A_v * A_i)$

CSwRsf Step 4.6: V_{in} and V_{oc} of V_{gen}

Input signal level need to produce the required output voltage.

$V_{in} = V_{out} / A_v$

The open circuit voltage of the generator to produce the required output voltage.

Because of Voltage divider because the output impedance of the $R_{gen} = 50\Omega$

$V_{gen} = V_{in} (R_{gen} + R_{in}) / R_{in}$

Use this value in LTspice and the laboratory Function generator

CSwRsf Part 5: Frequency response

With the Q-point being set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output waveform.

First we will select C_{in} , C_{out} and C_S which jointly would set the low cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it f_L . Three capacitors will introduce 3 zeros in the transfer function of the system. Because we will set 3 zeros at the same frequency we must use the Band Width Shrinkage factor.

$$BW_{shrinkage} = \sqrt{2^{\frac{1}{n}} - 1}$$

Where n is the number of poles for low frequency breakpoints at same frequency.

$$f_L = \frac{f_{C_{in}} + f_{C_{out}} + f_{C_E}}{3\sqrt{2^{\frac{1}{3}} - 1}}$$

Setting 3 frequencies equal, we get,

$$f_{C_{in}} = f_{C_{out}} = f_{C_S} = f_L \sqrt{2^{1/3} - 1} = FL * BW_{shrinkage}$$

Find the C for each breakpoint $f_{C_{in}}$, $f_{C_{out}}$, and f_{C_E} where $n = 3$.

$$C = \frac{1}{2\pi f_C (R \text{ seen by } C)}$$

Where C is the capacitor that sets the breakpoint f_C

R is the Thevenin equivalent resistance seen by the capacitor.

$$R_{C_S} = R_{sb} \parallel (R_{sf} + (r_o + R_D \parallel R_{Load})) \parallel (1 / g_m)$$

The following table enlists the particular expressions.

R_{sig}	R_{gen+R_i}
C_{in}	$R_{sig} + R_{in2}$
C_{out}	$R_L + R_{out}$
C_S	$R_{sb} \parallel (R_{sf} + (r_o + (R_D \parallel R_{Load}))) \parallel (1 / g_m)$
C_{hi}	$R_{sig} \parallel R_{in2}$
C_{hi2}	$R_{out} \parallel R_{load}$

CSav Table 1: Resistance Seen By Capacitors

C_{hi} , on the contrary, sets the higher cut-off frequency f_H which is to be set from the specified range.

In this case because C_{hi} and C_{hi2} are to the same break point. We must use the band shrinkage factor with $n = 2$. We need only to find a two poles at $F_n / \text{bandshrinkage} = f_{chi} = f_{chi2}$ to set the high frequency cutoff.

$$\text{Set } F_{chi} = F_{chi2} = F_h / \sqrt{2^{1/2} - 1} = F_H / \text{BWshrinkage}$$

$$R_{in2} = R_{g1} \parallel R_{g2}$$

$$R \text{ seen by } C_{hi} \quad R_{Chi} = (R_{gen} + R_i) \parallel R_{in2}$$

$$C_{hi} = \frac{1}{2\pi f_{Chi} (R \text{ seen by } C_{hi})}$$

$$R \text{ seen by } C_{hi2} \quad R_{Chi2} = R_{out} \parallel R_{load}$$

$$C_{hi2} = \frac{1}{2\pi f_{Chi2} (R \text{ seen by } C_{hi2})}$$

Section 3: Common Drain (CD)

Designing procedure of common drain MOSFET amplifier can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements, it leaves the designer enough freedom to choose the operating point as necessary for the application. However, it is to remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are fairly tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.

For common drain configuration, the circuit diagram in CD Fig.1. The small signal equivalent model in CD Fig.3.

For this configuration, same steps are involved for the calculation of R_{g1} , R_{g2} and R_s with few minor changes. Note that R_D is absent in this case and we have added an isolation resistor R_{iso} because of the capacitive loading of Ch_2 .

CD Part 1: Measure the device parameters

CD Step 1.1: We need to estimate a Q-point to find an estimate for V_{DSSat} , r_o and g_m .

For the design of the amplifier, the 3 parameter values required are r_o and g_m . Derived from the transistor characteristics curve shown in CD Fig.2, one can set an approximate Q-point (V_{DS} and I_D) in the active region and measure r_o and g_m . We will solve for V_{DS} and estimate I_D .

Solve for V_{DS} see below.

For an estimated I_D Q-point use $I_D \approx 3 * I_{load}$ this is not the solution to your design Q-point. We can use an estimated I_D because r_o and g_m will not very much with small changes in Q-point.

$r_o = \Delta V_{DS} / \Delta I_D$ the slope of a line thru the estimated Q-point

$g_m = \Delta I_D / \Delta V_{SG}$ measured around the estimated Q-point

Plot the estimated Q-point (V_{DS}, I_D) on the MOSFET characteristics curve.

From the curves CD Fig. 2 estimate V_{DSSat} the point where the curve begins to flattens out $\approx 1 V_{dc}$

CD Part 2: Find the Q-point

CD Step 2.1: Derive V_s Q- point

We will start with $V_s(\max)$ and $V_s(\min)$.


$V_{outSource} = V_{out} + I_{Load} * R_{iso}$ V_{out} at the source

$V_s(\max) = V_{dd} - V_{DSSat} - (V_{outSource} + 20\%V_{outSource})$

$V_s(\min) = V_{outSource} + 20\% V_{outSource}$


$V_s = (V_s(\max) + V_s(\min)) / 2$ Midpoint V_s Q-point

$V_{DS} = V_D - V_s$




CD Figure 1: MOSFET Common Drain CD configuration

TEKTRONIX 571 Curve Tracer



CD Figure 2: CD MOSFET curve.



CD Figure 3: Small signal equivalent model for common drain model

CD Part 3: Determine bias resistors

CD Step 3.1: Now find the value of R_S and I_S

We need a higher $V_{outSource}$ than V_{out} because of voltage divider R_{iso} , R_{load} .

$$V_{outSource} = V_{out} * (R_{load} + R_{iso}) / R_{load} = V_{out} + I_{load} * R_{iso}$$

The DC equation: $V_S = V_{RS} = R_S I_S$

The AC equation: $V_{outSource} = i_s (R_S \parallel r_o \parallel (R_{Load} + R_{iso}))$

Combined equation: $V_{outSource} = V_s (r_o \parallel (R_{Load} + R_{iso})) / (R_s + (r_o \parallel (R_{Load} + R_{iso})))$

$$R_S = \frac{V_s}{\frac{V_{outSource} + 20\%V_{outSource}}{V_{outSource}}} (r_o \parallel (R_L + R_{iso})) - (r_o \parallel (R_L + R_{iso})) \quad \text{Rearrange combined equation}$$

Calculate I_S

$$I_S = I_D = V_S / R_S$$

CD Step 3.2: Calculate R_{g1} , R_{g2} . Set R_{in} to desired value

$$V_G = V_S + V_{SG}$$

$$R_{in\ desired} = R_{inW}$$

$$R_{in2W} = R_{inW} - R_i$$

$$R_{g1} = (V_{dd} / V_G) R_{in2W}$$

$$R_{g2} = R_{g1} V_g / (V_{dd} - V_g)$$

Check R_{in} meets requirements

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{in} = R_i + R_{in2}$$

$$R_{out} = (R_s \parallel r_o \parallel (1 / g_m)) + R_{iso}$$

CD Part 4: Calculate Rin, Rout, Av, and Ai

CD Step 4.1: Input Impedance:

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$
$$R_{in} = R_{in2} + R_i$$

CD Step 4.2: Output Impedance

$$R_{out} = (R_s \parallel r_o \parallel (1 / g_m)) + R_{iso}$$

CD Step 4.3: Calculation of Av Voltage Gain

Referring to CD Fig.3, let us find $\frac{v_{out}}{v_{in}}$ which would be a key step in calculating Av.

$$R_{in} = R_i + R_{in2}$$

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{out} = (R_s \parallel r_o \parallel (1 / g_m)) + R_{iso} \quad \text{Looking into the CD amp output.}$$

$$V_{outSource} = g_m V_{sg} (R_s \parallel r_o \parallel (R_{load} + R_{iso})) \quad \text{Voltage across } R_{load} + R_{iso}.$$

$$V_{out} = V_{outSource} * (R_{load} / (R_{load} + R_{iso})) \quad \text{Voltage divider to } V_{out} \text{ from } V_{outSource}.$$

$$\text{Voltage at the function generator} \quad V_{in} = V_{in2} (R_{in} / R_{in2})$$

$$\text{Voltage at the Gate} \quad V_{in2} = V_{sg} + V_{outSource} \quad \text{AC equation.}$$

$$V_{in2} = V_{sg} + g_m V_{sg} (R_s \parallel r_o \parallel (R_{load} + R_{iso})) = V_{sg} (1 + g_m (R_s \parallel r_o \parallel (R_{load} + R_{iso})))$$

$$A_{v3} = V_{outSource} / V_{in2} = g_m (R_s \parallel r_o \parallel (R_{load} + R_{iso})) / (1 + g_m (R_s \parallel r_o \parallel (R_{load} + R_{iso})))$$

$$A_v = V_{out} / V_{in} = (R_{in2} / R_{in}) * (R_{load} / (R_{load} + R_{iso})) * A_{v3}$$

Thus, the voltage gain should be close to 1. Hence, the output follows the input. So, the Common Drain configuration is known as Source follower.

CD Step 4.4: Current Gain

$$A_i = \frac{I_{load}}{I_{in}} = \frac{V_{out}/R_{load}}{V_{in}/R_{in}} = A_v \frac{R_{in}}{R_{load}}$$

CD Step 4.5: Power gain

$$G = P_{out} / P_{in} = V_{out} * I_{load} / V_{in} * I_{in} = A_v * A_i$$

$$\text{In decibels } G_{dB} = 10 \log (A_v * A_i)$$

CD Step 4.6: Vin and Voc of Vgen

Input signal level need to produce the required output voltage.

$$V_{in} = V_{out} / A_v$$

The open circuit voltage of the generator to produce the required output voltage.

Because of Voltage divider because the output impedance of the $R_{gen} = 50\Omega$

$$V_{gen} = V_{in} (R_{gen} + R_{in}) / R_{in}$$

Use this value in LTspice and the laboratory Function generator

CD Part 5: Frequency response.

The capacitor values can be calculated as before, the only difference being $n = 2$ for low pass calculations since we are using two capacitors instead of 3.

With the Q-point set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output waveform.

First we will select C_{in} , and C_{out} which jointly would set the roll-off beyond the lower cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it f_L . Two capacitors will introduce 2 zeros in the transfer function of the system. Because we will set 2 zeros at the same frequency we must use the Band Width Shrinkage factor.

$$BW_{shrinkage} = \sqrt{2^{\frac{1}{n}} - 1} \quad n = 2$$

Where n is the number of zeros for low frequency breakpoints at same frequency.

Setting 2 frequencies equal, we get,

$$f_{Cin} = f_{Cout} = f_L \sqrt{2^{1/2} - 1} = FL * BWshrinage$$

Find the C for each breakpoint f_{Cin} , and f_{Cout} , where $n = 2$.

$$C = \frac{1}{2\pi f_C (R \text{ seen by } C)}$$

Where C is the capacitor that sets the breakpoint f_C

R is the Thevenin equivalent resistance seen by the capacitor.

The following table enlists the particular expressions.

Rsig	Rgen+Ri
C _{in}	Rsig + Rin2
C _{out}	R _{Load} + Rout
C _{hi}	Rsig Rin2
C _{hi2}	Rout Rload

CD Table 1: Resistance Seen By Capacitors

Chi, and Chi2 on the contrary, sets the high cut-off frequency f_H which is to be set from the specified range.

In this case because Chi, and Ch2 are to the same break point. We must use the band shrinkage factor with $n = 2$. We need only to find a two poles at $F_n / \text{bandshrinage} = f_{chi} = f_{ch2}$ to set the high frequency cutoff.

$$\text{Set } F_{chi} = F_{chi2} = F_h / \sqrt{2^{1/2} - 1} = FH / BWshrinkage$$

$$Rin2 = Rg1 || Rg2$$

$$R \text{ seen by } C_{hi} \quad R_{Chi} = (Rgen + Ri) || Rin2$$

$$C_{hi} = \frac{1}{2\pi f_{Chi} (R \text{ seen by } C_{hi})}$$

$$R \text{ seen by } C_{hi2} \quad R_{Chi2} = Rout || Rload$$

$$C_{hi2} = \frac{1}{2\pi f_{Chi2} (R \text{ seen by } C_{hi2})}$$