

## **RISC-V CPU Control, Pipelining**

#### Instructor: Nick Riasanovsky

# Agenda

- Datapath Review
- Control Implementation
- Administrivia
- Performance Analysis
- Pipelined Execution
- Pipelined Datapath

# "Upper Immediate" instructions

31 1	.2 11 7	6 0
$\operatorname{imm}[31:12]$	rd	opcode
20	5	7
U-immediate[31:12]	dest	LUI
U-immediate[31:12]	dest	AUIPC

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
  - LUI Load Upper Immediate (add to zero)
  - AUIPC Add Upper Immediate to PC

# Implementing **lui**



### Implementing auipc



### All Immediates



Figure 2.3: RISC-V base instruction formats showing immediate variants.

31	30	20	19	12	11	10	5	4	1	0	
		- inst[	31] —			inst	[30:25]	inst	[24:21]	inst[20]	I-immediate
3		- inst[	31] —			inst	[30:25]	inst	[11:8]	inst[7]	S-immediate
										1000 E	
		- inst[31] -	-	j	inst[7]	inst	30:25]	inst	[11:8]	0	<b>B</b> -immediate
	_										
inst[31]	in	st[30:20]	inst[19:12]				— (	0 —			U-immediate
	- inst[3	51] —	inst[19:12]	i	nst[20]	inst	30:25]	inst	[24:21]	0	J-immediate

# Single-Cycle RISC-V RV32I Datapath



# Single-Cycle RISC-V RV32I Datapath





- (A) When not in use, parts of the datapath cease to carry a value.
- (B) Adding the instruction lbu will not change the datapath.
- (C) All control signals will be don't care ('X') in at least one instruction.

(D) Adding the instruction bge will not change the datapath.



- (A) When not in use, parts of the datapath cease to carry a value.
- (B) Adding the instruction lbu will not change the datapath.
- (C) All control signals will be don't care ('X') in at least one instruction.

(D) Adding the instruction bge will not change the datapath.

# Agenda

- Quick Datapath Review
- Control Implementation
- Administrivia
- Performance Analysis
- Pipelined Execution
- Pipelined Datapath

### Hardware Design Hierarchy



### Control Logic Truth Table (incomplete)

Inst[31:0]	BrE	BrLT	PCSel	ImmSe	BrU	ASel	BSel	ALUSel	MemR	RegWE	WBSel
	q			1	n				W	n	
add	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU
sub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU
(R-R Op)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU
addi	*	*	+4	I.	*	Reg	Imm	Add	Read	1	ALU
lw	*	*	+4	I	*	Reg	Imm	Add	Read	1	Mem
sw	*	*	+4	S	*	Reg	Imm	Add	Write	0	*
beq	0	*	+4	В	*	РС	Imm	Add	Read	0	*
beq	1	*	ALU	В	*	РС	Imm	Add	Read	0	*
bne	0	*	ALU	В	*	РС	Imm	Add	Read	0	*
bne	1	*	+4	В	*	РС	Imm	Add	Read	0	*
blt	*	1	ALU	В	0	РС	Imm	Add	Read	0	*
bltu	*	1	ALU	В	1	РС	Imm	Add	Read	0	*
jalr	*	*	ALU	I	*	Reg	Imm	Add	Read	1	PC+4
jal	*	*	ALU	J	*	РС	Imm	Add	Read	1	PC+4
auinc	*	*	+4	П	*	PC	Imm	bhΔ	Read	1	ΔΗΗ

### RV32I, a nine-bit ISA!

0110111

rd

inc+[20]

	inst[30]			in	st[14	:12]	inst[6:2]		
∃тп		/					1		
AUIPC	00000	00 00	shamt	rs1	001	rd	0010011	SLLI	
JAL	00000	00	shamt	rs1	101	rd	0010011	SRLI	
JALR	01000	00	shamt	rs1	101	rd	0010011	SRAI	
BEQ	00000	00	rs2	rs1	000	rd	0110011	ADD	
BNE	01000	00	rs2	rs1	000	rd	0110011	SUB	
BLT	00000	00	rs2	rs1	001	rd	0110011	SLL	
BGE	00000	00	rs2	rs1	010	rd	0110011	SLT	
BLTU	00000	00	rs2	rs1	011	rd	0110011	SLTU	
BGEU	00000	00	rs2	rs1	100	rd	0110011	XOR	
LB	00000	00	rs2	rs1	101	rd	0110011	SRL	
LH	01000	00	rs2	rs1	101	rd	0110011	SRA	
LW	00000	00	rs2	rs1	110	rd	0110011	OR	
LBU	00000	00	rs2	rs1	111	rd	0110011	AND	
LHU	0000	pred	succ	00000	000	00000	0001111	FENCE	
SB	0000	0000	0000	00000	001	00000	0001111	FENCE.I	
SH	00	000000000000000000000000000000000000000		00000	000	00000	1110011	ECALL	
SW	00	000000000000000000000000000000000000000		00000	000	00000	1110011	EBREAK	
ADDI		esr		rel	001	rd	1110011	CSRRW	
SLTI		csr		rs1	010	rd	1110011	CSRRS	
SLTIU		CST		rs1	011	rd	1110011	CSRRC	
XORI	CST		zimm	101	rd	1110011	CSRRWI		
ORI		csr		zimm	110	rd	1110011	CSRRSI	
ANDI		CST		zimm	111	rd	1110011	CSRRCI	

Not in CS61C

imm[31:12]				rd	0010111	AUIP
imn	n[20 10:1 11 19:1	2]		rd	1101111	JAL
imm[11:0	1 1	rs1	000	rd	1100111	JALR
mm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12]10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12]10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
mm[12]10:5]	rs2	rs1	101	imm[4:1]11	1100011	BGE
mm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
mm[12]10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0	1	rs1	000	rd	0000011	LB
imm[11:0	j l	rs1	001	rd	0000011	LH
imm[11:0	j l	rs1	010	rd	0000011	LW
imm[11:0	j l	rs1	100	rd	0000011	LBU
imm[11:0	j l	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0	0	rs1	000	rd	0010011	ADD
imm[11:0	ĵ – E	rs1	010	rd	0010011	SLTI
imm[11:0	Ĵ	rs1	011	rd	0010011	SLTIU
imm[11:0	ĵ –	rs1	100	rd	0010011	XORJ
imm[11:0	Ĵ – – – –	rs1	110	rd	0010011	ORI
to a second s	ā l	rs1	111	rd	0010011	AND

imm[31:12]

#### Instruction type encoded using only 9 bits inst[30], inst[14:12], inst[6:2]

CS61C Su18 - Lecture 12

# **Control Realization Options**

#### • ROM

- "Read-Only Memory"
- Regular structure
- Can be easily reprogrammed
  - fix errors
  - add instructions
- Popular when designing control logic manually
- Combinatorial Logic
  - Today, chip designers use logic synthesis tools to convert truth tables to networks of gates



#### 15 data bits (outputs)

# Single-Cycle RISC-V RV32I Datapath



## **ROM Controller Implementation**



18

# Agenda

- Quick Datapath Review
- Control Implementation
- Administrivia
- Performance Analysis
- Pipelined Execution
- Pipelined Datapath

### Administrivia

- Regrade requests are due tonight
- Homework 3/4 due 7/16! (NOT 7/13, oops)
- Project 2-2 due Friday
- Project 3 released on Thurs, will rely on lab 6, so make sure you're caught up on labs!
- Guerilla session tomorrow night 7/11
- HW Grades
  - Make sure edx/instructional account emails match!

# Agenda

- Quick Datapath Review
- Control Implementation
- Administrivia
- Performance Analysis
- Pipelined Execution
- Pipelined Datapath

### Instruction Timing



IF	ID	EX	MEM	WB	Total
I-MEM	Reg Read	ALU	D-ME M	Reg W	
200 ps	100 ps	200 ps	200 ps	100 ps	800 ps

7/10/2018

# Instruction Timing

Instr	IF = 200ps	ID = 100ps	ALU = 200ps	MEM=200ps	WB = 100ps	Total
add	Х	Х	Х		Х	600ps
beq	Х	Х	Х			500ps
jal	Х	Х	Х			500ps
lw	Х	Х	Х	Х	Х	800ps
SW	Х	Х	Х	Х		700ps

- Maximum clock frequency
  - f<sub>max</sub> = 1/800ps = 1.25 GHz
- Most blocks idle most of the time
  - E.g. f<sub>max.ALU</sub> = 1/200ps = 5 GHz!
  - How can we keep ALU busy all the time?
  - 5 billion adds/sec, rather than just 1.25 billion?
  - Idea: Factories use three employee shifts equipment is always busy!

### Performance Measures

- "Our" RISC-V executes instructions at 1.25 GHz
  - 1 instruction every 800 ps
- •Can we improve its performance?
  - What do we mean with this statement?
  - Not so obvious:
    - Quicker response time, so one job finishes faster?
    - More jobs per unit time (e.g. web server returning pages)?
    - Longer battery life?





	Sports Car	Bus
Passenger Capacity	2	50
Travel Speed	200 mph	50 mph
Gas Mileage	5 mpg	2 mpg

#### 50 Mile trip:

	Sports Car	Bus
Travel Time	15 min	60 min
Time for 100 passengers	750 min	120 min
Gallons per passenger	5 gallons	0.5 gallons

### **Computer Analogy**

Transportation	Computer
Trip Time	Program execution time: e.g. time to update display
Time for 100 passengers	Throughput: e.g. number of server requests handled per hour
Gallons per passenger	Energy per task*: e.g. how many movies you can watch per battery charge or energy bill for datacenter

\* <u>Note</u>: power is not a good measure, since low-power CPU might run for a long time to complete one task consuming more energy than faster computer running at higher power for a shorter time

### "Iron Law" of Processor Performance

<u> </u>	<u>Instructions</u>	Cycles	<u>Time</u>
Program	Program *	Instruction	* Cycle

### Instructions per Program

#### Determined by

- Task
- Algorithm, e.g.  $O(N^2)$  vs O(N)
- Programming language
- Compiler
- Instruction Set Architecture (ISA)

# (Average) Clock cycles per Instruction

Determined by

- ISA
- Processor implementation (or microarchitecture)
- E.g. for "our" single-cycle RISC-V design, CPI = 1
- Complex instructions (e.g. strcpy), CPI >> 1
- Superscalar processors, CPI < 1 (next lecture)

# Time per Cycle (1/Frequency)

Determined by

- Processor microarchitecture (determines critical path through logic gates)
- Technology (e.g. transistor size)
- Power budget (lower voltages reduce transistor speed)

### Speed Tradeoff Example

•For some task (e.g. image compression) ...

	Processor A	Processor B
# Instructions	1 Million	1.5 Million
Average CPI	2.5	1
Clock rate f	2.5 GHz	2 GHz
Execution time	1 ms	0.75 ms

Processor B is faster for this task, despite executing more instructions and having a lower clock rate!

**Energy per Task** 



Want to reduce capacitance and voltage to reduce energy/task

# Energy Tradeoff Example

### "Next-generation" processor

- C (Moore's Law): -15 %
- Supply voltage, V<sub>sup</sub>: -15 %
- Energy consumption:  $1 (1-0.85)^3 = -39 \%$

### •Significantly improved energy efficiency thanks to

- Moore's Law AND
- Reduced supply voltage
- We will cover Moore's Law later in the course

### Energy "Iron Law"

Performance = Power \* Energy Efficiency (Tasks/Second) (Joules/Second) (Tasks/Joule)

- Energy efficiency (e.g., instructions/Joule) is key metric in all computing devices
- For power-constrained systems (e.g., 20MW datacenter), need better energy efficiency to get more performance at same power
- For energy-constrained systems (e.g., 1W phone), need better energy efficiency to prolong battery life

# End of Scaling

- In recent years, industry has not been able to reduce supply voltage much, as reducing it further would mean increasing "leakage power" where transistor switches don't fully turn off (more like dimmer switch than on-off switch)
- Also, size of transistors and hence capacitance, not shrinking as much as before between transistor generations
- Power becomes a growing concern the "power wall"
- Cost-effective air-cooled chip limit around ~150W

# Agenda

- Quick Datapath Review
- Control Implementation
- Administrivia
- Performance Analysis
- Pipelined Execution
- Pipelined Datapath

### • Damon, Emaan, Nick, and Steven 🛫

**Pipeline Analogy: Doing Laundry** 

- each have one load of clothes to wash, dry, fold, and put away
  - Washer takes 30 minutes
  - Dryer takes 30 minutes
  - "Folder" takes 30 minutes
  - "Stasher" takes 30 minutes to put clothes into drawers











Sequential laundry takes 8 hours for 4 loads

### **Pipelined Laundry**



• Pipelined laundry takes 3.5 hours for 4 loads!

# Pipelining Lessons (1/2)



- Pipelining doesn't help *latency* of single task, just *throughput* of entire workload
- Multiple tasks operating simultaneously using different resources
- Potential speedup = number of pipeline stages
- Speedup reduced by time to *fill* and *drain* the pipeline:
  8 hours/3.5 hours or 2.3X
  v. potential 4X in this example

# Pipelining Lessons (2/2)



- Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?
  - Pipeline rate limited by slowest pipeline stage
  - Unbalanced lengths of pipeline stages reduces speedup

# Agenda

- Quick Datapath Review
- Control Implementation
- Administrivia
- Performance Analysis
- Pipelined Execution
- Pipelined Datapath

# **Pipelining with RISC-V**



instruction sequence

## **Pipeline Performance**

- Use  $T_c$  ("time between completion of instructions") to measure speedup  $- T_{c,pipelined} \ge \frac{T_{c,single-cycle}}{Number of stages}$ 
  - Equality only achieved if stages are *balanced* (i.e. take the same amount of time)
- If not balanced, speedup is reduced
- Speedup due to increased *throughput* 
  - Latency for each instruction does not decrease

# **Pipelining with RISC-V**



	Single Cycle	Pipelining
Timing	<i>t<sub>step</sub></i> = 100 200 ps	<i>t<sub>cycle</sub></i> = 200 ps
	Register access only 100 ps	All cycles same length
Instruction time, t <sub>instruction</sub>	= t <sub>cycle</sub> = 800 ps	1000 ps
Clock rate, f <sub>s</sub>	1/800 ps = 1.25 GHz	1/200 ps = <mark>5 GHz</mark>
Relative speed	1 x	4 x

7/10/2018

### Sequential vs Simultaneous

What happens sequentially, what happens simultaneously?



instruction sequence

# Instruction Level Parallelism (ILP)

- Pipelining allows us to execute parts of multiple instructions at the same time using the same hardware!
  - This is known as *instruction level parallelism*
- Later: Other types of parallelism
  - DLP: same operation on lots of data (SIMD)
  - TLP: executing multiple threads "simultaneously" (OpenMP)

## **Pipelined Control**

- Control signals derived from instruction
  - As in single-cycle implementation
  - Information is stored in pipeline registers for use by later stages





	Instr Fetch	Reg Read	ALU Op	Mem Access	Reg Write
-	200ps	100 ps	200ps	200ps	100 ps
	Tholat		$h_{0}$ 1 25 v c	lowor	

1) The *latency* will be 1.25x slower.

2) The *throughput* will be 3x faster.



Instr Fetch	Reg Read	ALU Op	Mem Access	Reg Write
200ps	100 ps	200ps	200ps	100 ps
Tholat	on cy will	ho 1 25 v c	lower	

1) The *latency* will be 1.25x slower.

2) The *throughput* will be 3x faster.



### No mem access

throughput:  $1/(IF+ID+EX+WB) = 1/600 \rightarrow$   $4/(4*max_stage) = 1/200$ 1/200\*600/1 = 3x faster



	Instr Fetch	Reg Read	ALU Op	Mem Access	Reg Write
•	200ps	100 ps	200ps	200ps	100 ps
	Tholat		$h_{0} = 1 - 25 v_{c}$	lowor	

1) The *latency* will be 1.25x slower.

2) The *throughput* will be 3x faster.



#### No mem access

latency: IF+ID+EX+WB =  $600 \rightarrow 4^{*}$ max\_stage = 800800/600 = 1.33x slower!



	Instr Fetch	Reg Read	ALU Op	Mem Access	Reg Write
	200ps	100 ps	200ps	200ps	100 ps
\	Tho lat	oncywill	$h_{0}$ 1 25 v c	lowor	

1) The *latency* will be 1.25x slower.

2) The *throughput* will be 3x faster.



### Summary

- Implementing controller for your datapath
  - Take decoded signals from instruction and generate control signals
- Pipelining improves performance by exploiting Instruction Level Parallelism
  - 5-stage pipeline for RV32I: IF, ID, EX, MEM, WB
  - Executes multiple instructions in parallel
  - Each instruction has the same latency
  - Be careful of signal passing (more on this next lecture)