


**Common Source with source degeneration (partial  $R_s$  bypassed)**

**Common source with source degeneration (CSwRsf)**


Designing procedure of common source MOSFET amplifier with source degeneration can be grouped into three systematic stages. First, we have to set the Q-point, which is the DC operating point. Since, no specification regarding the Q-point is mentioned in the design requirements, it leaves the designer enough freedom to choose the operating point as necessary for the application. However, it is to remember that the specifications given in terms of input and output impedance, gain, frequency response characteristics and peak output voltages are fairly tight and ultimately restricts the Q-point in a narrow window. It is difficult to analytically derive this point without some intelligent guess and the following steps would work out for the given conditions.

**Common Source with Source Resistance partially Bypassed (CSwRsf)**


In this configuration,  $R_s$  is bypassed with  $C_s$ . The circuit diagram with necessary variables is provided in CSwRsf Fig.1.



CSwRsf Figure 1: MOSFET Common Source



CSwRsf Figure 2: MOSFET characteristics, Example not your Q-point



CSwRsf Figure 3: Common Source Small Signal Equivalent Circuit

## CSwRsf Part 1: Measure the device parameters

For the design of the amplifier, the 3 parameter values required are  $r_o$  and  $g_m$ . Derived from the transistor characteristics curve shown in CS Fig.2, one can set an approximate Q-point ( $V_{DS}$  and  $I_D$ ) in the active region and measure  $r_o$  and  $g_m$ . We will solve for  $V_{DS}$  and estimate  $I_D$ .

Solve for  $V_{DS}$  based on the  $V_{out}$  see below. **Step CSwRsf 1.4**

For an approximate  $I_D$  Q-point use  $I_D \approx 3.0 * I_{load}$  this is not the solution to your design Q-point. We can use an approximate  $I_D$  because  $r_o$  and  $g_m$  will not very much with small changes in Q-point.

$r_o = \Delta V_{DS} / \Delta I_D$  the slope of a line thru Q-point

$g_m = \Delta I_D / \Delta V_{GS}$  measured around Q-point

Plot the estimated Q-point ( $V_{DS}, I_D$ ) on the MOSFET characteristics curve.

From the curves estimate  $V_{DSsat}$  the point where the curve begins to flattens out  $\approx 1$  Vdc

For the design of the amplifier, the 4 parameter values required are  $V_{ceSAT}$ ,  $r_o$ ,  $r_{\pi}$  and  $\beta$ . Derived from the transistor characteristics curve shown in MOSFET above, one can set an approximate Q-point ( $V_{DS}$  and  $I_S$ ) in the active region and measure  $r_o$  and  $g_m$ . We will solve for  $V_{ce}$  and estimate  $I_C$ .

### Step CSwRsf 1.1: Choose $V_{RS}$ Same as Step CSwRef 2.1

$V_{RS}$  is the voltage across the source resistor  $R_s = R_{sf} + R_{sb}$

Because  $V_{GS}$  will decrease  $\approx 2.5mV / ^\circ C$  rise we set  $V_{RS} =$  between 2V to 3V.  $V_S$  and  $R_s$  will provide negative feedback to stabilize  $g_m$  and  $V_{GS}$ .

$V_S = V_{RS} + V_{SS}$  Voltage on the MOSFET source terminal.

### Step CSwRsf 1.2: Choose $I_S$ estimate.

For an approximate  $I_S$  Q-point use  $I_S \approx 3.0 * I_{load}$  peak this is not the solution to your design  $I_S$  Q-point. We can use an approximate  $I_S$  because  $r_o$  and  $g_m$  will not change very much with small changes in Q-point.

### Step CSwRsf 1.3: $V_{DSsat}$ ( $V_{DS}$ saturation voltage)

The  $V_{DSsat}$  ( $V_{DS}$  saturation voltage) are found from the MOSFET characteristics curve where the curve begins to flatten out  $\approx 1$  Vdc.

### Step CSwRsf 1.4: Calculate the midpoint $V_D$

Same as **Step CSwRsf 2.2**

$R_s$  partially bypassed  $R_s = R_{sb} + R_{sf}$

Midpoint selection will allow for maximum output voltage swing.

We will add 20% to  $V_{out}$  so the design is not on the edge of the solution. This will also help with the additional loading because of high frequency capacitors as the frequency approaches the high frequency break points.

$$V_{D(max)} = V_{DD} - (V_{out} + 20\%V_{out})$$

$$V_{D(min)} = V_S + V_{DSsat} + (V_{out} + 20\%V_{out})$$

$$V_D = (V_{D(max)} + V_{D(min)}) / 2 \quad \text{Midpoint } V_D \text{ Q-point}$$

$$V_{DS} = V_D - V_S \quad \text{This is the Q-point } V_{CE}$$

### Step CSwRsf 1.5 find $r_o$ , $g_m$ , $V_{dsSAT}$ .

$r_o = \Delta V_{DS} / \Delta I_C$  the slope of a line thru Q-point drain to source resistance of Hybrid Pie model.

$g_m = \Delta I_D / \Delta V_{GS}$  measured around Q-point est.

$V_{dsSAT}$  = the  $V_{DS}$  where the VI curve begins to flatten.  $V_{DSsat} \approx 1V$ .

Plot the estimated Q-point ( $V_{DS}, I_D$ ) on the MOSFET characteristics curve.

### CSwRsf Part 2: Determine the Q-point.

Start with your MOSFET determine the Q-point and select the bias 4 resistors.

#### CSwRsf Step 2.1: Choose $V_{RS}$

**$V_{RS}$  is the voltage across the source resistor  $R_s = R_{sf} + R_{sb}$**

Because  $V_{GS}$  will decrease  $\approx 2.5mV / ^\circ C$  rise we set  $V_{RS} =$  between 2V to 3V.  $V_S$  and  $R_s$  will provide negative feedback to stabilize  $g_m$  and  $V_{GS}$ .

**$V_S = V_{RS} + V_{SS}$**  Voltage on the MOSFET source terminal.

### CSwRsf Step 2.2: Calculate the midpoint $V_D$ .

Midpoint selection will allow for maximum output voltage swing.

We will add 20% to  $V_{out}$  so the design is not on the edge of the solution.

$$V_{D(max)} = V_{DD} - (V_{out} + 20\%V_{out})$$

$$V_{D(min)} = V_S + V_{DS sat} + (V_{out} + 20\%V_{out})$$

$$V_D = (V_{D(max)} + V_{D(min)}) / 2 \quad \text{Midpoint } V_D \text{ Q-point}$$

$$V_{DS} = V_D - V_S$$

### CSwRsf Step 2.3: Calculate $R_D$ .

The DC equation:  $V_{RD} = V_{DD} - V_D = R_D I_D$  Voltage across  $R_D$

The AC equation:  $V_{out} = i_d (R_D \parallel r_o \parallel R_L)$

Combined equation:  $V_{out} = V_{RD} (r_o \parallel R_L) / (R_D + (r_o \parallel R_L))$

Rewriting to solve for  $R_D$ .

$$R_D = \frac{V_{DD} - V_D}{V_{out} + 20\%V_{out}} (r_o \parallel R_L) - (r_o \parallel R_L)$$

### CSwRsf Step 2.4: Calculate $I_D$ .

$$I_D = (V_{DD} - V_D) / R_D$$

$$I_S = I_D$$

Thus, Q-point is  $(V_{DS}, I_D)$ .

### CSwRsf Step 2.5: Find DC bias $V_{SG}$ , and $V_G$

Plot the Q-point  $(V_{DS}, I_D)$  on the MOSFET characteristics curve.

From the curves, find  $V_{GS}$ .

$$V_G = V_S + V_{GS}$$

### CSwRsf Part 3: Determine bias resistors.

#### CSwRsf Step 3.1: Calculate $R_{g1}$ , $R_{g2}$ . Based on required value for $R_{in}$ .

Set  $R_{in}$  to desired value

$V_G = V_S + V_{GS}$  DC bias point values.

$R_{in desired} = R_{inW}$  The desired  $R_{inW} = R_{in}$

$R_{in2W} = R_{inW} - R_i$  The desired  $R_{in2W} = R_{in2}$

$$R_{g1} = ((V_{DD} - V_{SS}) / (V_G - V_{SS})) * R_{in2W}$$

$R_{g2} = R_{g1} (V_G - V_{SS}) / (V_{DD} - V_G)$  Voltage across  $R_{g2}$  divided by the current thru it (same as thru  $R_{g1}$ )

Check  $R_{in}$  meets requirements

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$R_{in} = R_i + R_{in2}$  Check to see if meets  $R_{in}$  desired.

### CSwRsf Step 3.2: Calculate Rsf from required gain.

Recall:

$$I_S = I_D$$

$$R_S = V_{R_S} / I_S = R_{sf} + R_{sb} \quad \text{total DC source resistor.}$$

### Derive equation for calculating Rsf from desired Av.

Recall  $R_{in2} = R_g = R_{g1} \parallel R_{g2}$

$$V_{out} = -g_m V_{gs} (R_d \parallel R_{load} \parallel (r_o + R_{sf} \parallel 1/g_m))$$

$$V_{in} = ((R_{in2} + R_i) / R_{in2}) V_{in2}$$

$$V_{in2} = V_{gs} + v_s \quad \text{AC voltage signal at } V_{in2}.$$

$$V_{in2} = V_{gs} + (g_m V_{gs}) * R_{sf} = V_{gs} (1 + g_m R_{sf})$$

### Voltage gain from Vin2 to Vout Av2

$$A_{v2} = V_{out} / V_{in2} = (-g_m V_{gs} (R_d \parallel (r_o + (R_{sf} \parallel 1/g_m)) \parallel R_{load})) / V_{gs} (1 + g_m R_{sf})$$

Voltage gain at Vin2 Av2

Cancel out Vgs

$$A_{v2} = (-g_m (R_d \parallel (r_o + (R_{sf} \parallel 1/g_m)) \parallel R_{load})) / (1 + g_m R_{sf})$$

$$A_v = (R_{in2} / (R_{in2} + R_i)) * A_{v2} \quad \text{Av it terms of } A_{v2}$$

$$A_v = V_{out} / V_{in} = (R_{in2} / (R_{in2} + R_i)) * (-g_m (R_d \parallel (r_o + (R_{sf} \parallel 1/g_m)) \parallel R_{load})) / (1 + g_m R_{sf})$$

### Solve for Rsf.

$$\text{Rearrange } A_v = -g_m (R_{in2} / (R_{in2} + R_i)) * (R_d \parallel R_{load} \parallel (r_o + (R_{sf} \parallel 1/g_m))) / (1 + g_m R_{sf})$$

$$1 + g_m R_{sf} = -g_m (R_{in2} / (R_{in2} + R_i)) * (R_d \parallel R_{load} \parallel (r_o + (R_{sf} \parallel 1/g_m))) / A_v$$

**Note: Av is negative.**

$$R_{sf} = -((R_{in2} / (R_{in2} + R_i)) * (R_d \parallel R_{load} \parallel (r_o + (R_{sf} \parallel 1/g_m))) / A_v) - 1 / g_m$$

**We do not have Rsf yet so we will approximate the term**

$$r_o + R_{sf} \parallel 1/g_m \approx r_o$$

Yielding:

**Note:  $A_v$  is the desired Voltage gain**

$$R_{sf} = - \left( \left( \frac{R_{in2}}{R_{in2} + R_i} \right) * (R_d \parallel R_{load} \parallel r_o) \right) / A_v - 1/g_m$$

$$R_{sb} = R_s - R_{sf}$$

**CSwRsf Step 3.2: Calculate  $R_{g1}$ ,  $R_{g2}$ . Based on required value for  $R_{in}$ .**

Set  $R_{in}$  to desired value

$$V_G = V_S + V_{SG} \quad \text{DC bias point values.}$$

$$R_{in\text{ desired}} = R_{inW}$$

$$R_{in2W} = R_{inW} - R_i \text{ desired } R_{in2W}$$

$$R_{g1} = (V_{dd} - V_{ss}) / (V_G - V_{ss}) * R_{in2W}$$

$$R_{g2} = R_{g1} (V_G - V_{ss}) / (V_{dd} - V_G)$$

Check  $R_{in}$  meets requirements

$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{in} = R_i + R_{in2}$$

**CSwRsf Part 4: Calculating impedance and Gain**

Refer to the small signal equivalent of the circuit you have just built in CS Fig. 3. We can calculate the following:

**CSwRsf Step 4.1: Input Impedance:**


$$R_{in2} = R_g = R_{g1} \parallel R_{g2}$$

$$R_{in} = R_{in2} + R_i$$

**CSwRsf Step 4.2: Output Impedance Rout.**

Derivation of the equation for the resistance looking into the drain.

$I_x$  current from the test voltage  $v_x$  applied to the Drain of MOSFET we will ignore  $R_d$  for now.



CSWRfs Figure 4: Small signal equivalent circuit Drain resistance.

Derive the equation for the resistance looking into MOSFET Drain.

Apply an AC test voltage  $V_x$  to the drain and measure the current  $i_x$ .

$V_{gs} = -i_x R_{sf}$   $V_{gs}$  caused by applied test voltage,  $v_g$  gate voltage = 0v (AC signal voltage).

$-gm(-i_x R_{sf})$  Current in the dependent source of MOSFET (AC signal current)

Current flowing thru  $r_o$   $i_{ro} = i_x - gm(-i_x R_{sf}) = i_x + gm i_x R_{sf}$

$V_x = r_o (i_x + gm i_x R_{sf}) + i_x R_{sf}$  divide thru by  $i_x$

The equation for the **resistance looking into MOSFET Drain**.

R looking into drain  $V_x / i_x = r_o (1 + gm R_{sf}) + R_{sf} = r_o + r_o gm R_{sf} + R_{sf}$

Now apply  $R_d$  in parallel with impedance looking into MOSFET Drain.

$R_{out} = R_d \parallel (r_o (1 + gm R_{sf}) + R_{sf}) = R_d \parallel (r_o + r_o gm R_{sf} + R_{sf})$

**CSwRsf Step 4.3: Voltage Gain calculated**  
**Derive the Av equation.**

**Recall**  $R_{in2} = R_g = R_{g1} \parallel R_{g2}$

$V_{out} = -g_m V_{gs} (AC \text{ load}) = -g_m V_{gs} (R_D \parallel R_{load} \parallel (r_o + r_o g_m R_{sf} + R_{sf}))$

$V_{in} = (R_{in2} + R_i / R_{in2}) V_{in2}$

$V_{in2} = V_{out} / A_{v2}$

$V_{in2} = V_{gs} + v_s$  AC voltage signals.

$i_s = g_m * V_{gs}$  AC signal current not bias current  $I_s$

$V_{in2} = V_{gs} + R_{sf} * i_s = V_{gs} + R_{sf}(g_m * V_{gs}) = V_{gs} (1 + g_m R_{sf})$

$A_{v2} = V_{out} / V_{in2} = -g_m V_{gs} (R_D \parallel R_{load} \parallel (r_o + r_o g_m R_{sf} + R_{sf})) / V_{gs} (1 + g_m R_{sf})$

$A_v = V_{out} / V_{in} = -((R_{in2} / (R_{in2} + R_i)) * g_m V_{gs} (R_D \parallel R_{load} \parallel (r_o + r_o g_m R_{sf} + R_{sf})) / V_{gs} (1 + g_m R_{sf}))$

Rearrange  $A_v = -g_m ((R_{in2} / (R_{in2} + R_i)) (R_D \parallel R_{load} \parallel (r_o + r_o g_m R_{sf} + R_{sf})) / (1 + g_m R_{sf}))$

**This is the calculated value for Av using the components that we selected.**

$A_v = V_{out} / V_{in} = -g_m ((R_{in2} / (R_{in2} + R_i)) (R_D \parallel R_{load} \parallel (r_o + r_o g_m R_{sf} + R_{sf})) / (1 + g_m R_{sf}))$

This gain will be higher than our design value because we made an approximation in step CSwRsf Step 3.2 above for finding  $R_{sf}$   $r_o + R_{sf} \parallel 1/g_m \approx r_o$ .

**CSwRsf Step 4.4: Current Gain**

$$A_i = \frac{I_{load}}{I_{in}} = \frac{V_{out}/R_{load}}{V_{in}/R_{in}} = A_v \frac{R_{in}}{R_{load}}$$

**CSwRsf Step 4.5: Power gain**

$G = P_{out} / P_{in} = V_{out} * I_{load} / V_{in} * I_{in} = A_v * A_i$

In decibels  $G_{dB} = 10 \log (A_v * A_i)$

**CSwRsf Step 4.6: Vin and Voc of Vgen**

Input signal level need to produce the required output voltage.

$V_{in} = V_{out} / A_v$

The open circuit voltage of the generator to produce the required output voltage.

Because of Voltage divider because the output impedance of the  $R_{gen} = 50\Omega$

$V_{gen} = V_{in} (R_{gen} + R_{in}) / R_{in}$  Set this value in function generator.

Use this value in LTspice and the laboratory Function generator

## CSwRsf Part 5: Frequency response

With the Q-point being set after the sequence of steps, we can go for the selection of capacitors and finally connect the signal generator at input and measure the output waveform.

First we will select  $C_{in}$ ,  $C_{out}$  and  $C_S$  which jointly would set the low cut-off frequency. Set any frequency within the range as your lower cut-off frequency and let us call it  $f_L$ . Three capacitors will introduce 3 zeros in the transfer function of the system. Because we will set 3 zeros at the same frequency we must use the Band Width Shrinkage factor.

$$BW_{shrinkage} = \sqrt{2^{\frac{1}{n}} - 1}$$

Where n is the number of poles for low frequency breakpoints at same frequency.

$$f_L = \frac{f_{C_{in}} + f_{C_{out}} + f_{C_E}}{3\sqrt{2^{\frac{1}{3}} - 1}}$$

Setting 3 frequencies equal, we get,

$$f_{C_{in}} = f_{C_{out}} = f_{C_S} = f_L \sqrt{2^{1/3} - 1} = FL * BW_{shrinkage}$$

Find the C for each breakpoint  $f_{C_{in}}$ ,  $f_{C_{out}}$ , and  $f_{C_E}$  where  $n = 3$ .

$$C = \frac{1}{2\pi f_C (R \text{ seen by } C)}$$

Where C is the capacitor that sets the breakpoint  $f_C$

R is the Thevenin equivalent resistance seen by the capacitor.

$$R_{C_S} = R_{sb} \parallel (R_{sf} + (r_o + R_d \parallel R_{Load})) \parallel (1 / g_m)$$

The following table enlists the particular expressions.

Rsig	Rgen+Ri
$C_{in}$	$R_{sig} + R_{in2}$
$C_{out}$	$R_L + R_{out}$
$C_S$	$R_{sb} \parallel (R_{sf} + (r_o + (R_d \parallel R_{Load}))) \parallel (1 / g_m)$
$C_{hi}$	$R_{sig} \parallel R_{in2}$
$C_{hi2}$	$R_{out} \parallel R_{load}$

CSav Table 1: Resistance Seen By Capacitors

$C_{hi}$ , on the contrary, sets the higher cut-off frequency  $f_H$  which is to be set from the specified range.

In this case because  $C_{hi}$  and  $C_{hi2}$  are to the same break point. We must use the band shrinkage factor with  $n = 2$ . We need only to find a two poles at  $F_n / \text{band shrinkage} = f_{chi} = f_{ch2}$  to set the high frequency cutoff.

$$\text{Set } F_{chi} = F_{chi2} = F_h / \sqrt{2^{1/2} - 1} = F_H / \text{BWshrinkage}$$

$$R_{in2} = R_{g1} \parallel R_{g2}$$

$$R \text{ seen by } C_{hi} \quad R_{Chi} = (R_{gen} + R_i) \parallel R_{in2}$$

$$C_{hi} = \frac{1}{2\pi f_{Chi} (R \text{ seen by } C_{hi})}$$

$$R \text{ seen by } C_{hi2} \quad R_{Chi2} = R_{out} \parallel R_{load}$$

$$C_{hi2} = \frac{1}{2\pi f_{Chi2} (R \text{ seen by } C_{hi2})}$$