


SD Card Hacking


The Exploration and Exploitation of an SD Memory Card

bunnie & xobs
30c3

Origin: Searching for Fakes




Card Teardowns




Solution: managed Flash

- Small embedded controller in every “managed Flash” device
 - 8051 or ARM7 CPU
 - 4-8mm² silicon = ~\$0.15-\$0.30 cost add-on
 - Compare to Flash die area = 100mm², \$2.90 cost
 - Compare to test cost, wafer-scale tester = \$1mm = ~\$0.45 for a 30 second test (assuming 24 month lifetime and usage 24x7x365)





Faking Reliability

- Flash memory is “unreliable”
 - You are not storing data, you are storing probabilistic approximation of your data
 - Workaround: computational error correction (ECC)




Also, Bad Blocks

- TLC/MLC Flash price is < 0.1 nano\$/bit
 - Only achievable because every piece of silicon fabricated is sold, regardless of fabrication errors – nothing is thrown away
 - Work around: bad block remapping
 - In some cases, over 80% of blocks are bad (e.g. 16GiB chip sold as 2GiB)
 - Also, blocks go bad with P/E cycles



Why do it at this layer?



- Considering:

- Flash geometry changes every 12-18 mos

- New ECC rules
 - New page size, block mapping
 - Intensely cost-sensitive market
 - Lowest cost, highest performing Flash chips are proprietary

The Concern

- This is the set up for a MITM attack
- What runs on the microcontroller? Can it be hacked? Can I trust my Flash memory?



Fakes Turn In; New Quest: Hack an SD Card

- Find and hack an SD card
 - Control the micro to make an LED flash, at a bare minimum
 - Challenge: no public docs available on controllers
- Our story
 - Hardware tools developed to inspect, learn, and hack SD cards
 - Software tools and static code analysis to discover back doors and controller structure



Step 1: Acquire targets






SD Cards Ahoy




Card Survey





What's inside




Easy mode decap




Taps: gen 1 monolithic



Taps Gen2



Taps: gen 2, monolithic and discrete



Tap in-system



Tapping system diagram


- Capabilities:

- Flash ROM emulation


- DDR3 as Flash
- Dual-port implementation, mod and read on the fly

- Interface logging

- Trace capture of SD and Flash interface transactions



ROM reader



Identifying a target

- Discrete implementation – more hacking options than monolithic
- SLC memory (unscrambled, trivially readable)
 - Easy to check for strings:
“China Buildwin SD Controller, Anti-Japig, Author:Y/G/S/P/X Date:2008-7”
 - Cross-check against google → Appotech controller, likely 8051
 - AX211

Factory Firmware

- Initial code had to get there somehow
 - Try to get ahold of the factory's flashing tool

Obtaining software

The screenshot shows a web browser window displaying a Chinese website. The browser's address bar shows the URL `www.upan.com.cn/soft/20090622/151.html`. The website's main content is for a software tool titled "建荣科技AX211 SD卡量产工具V1.2.2" (Jianrong Technology AX211 SD Card Mass Production Tool V1.2.2). The page includes a search bar, navigation tabs, and several promotional banners. One prominent banner advertises "一键U盘装系统" (One-click USB drive system installation) and another promotes a "天天设首页, 日日领工资!" (Set homepage daily, receive wages daily!) offer. The software tool page features a screenshot of the application interface and a list of features or related software. The website layout is typical of a software download portal, with a focus on user navigation and promotional content.

Programming tool

量产设置

基本设置 | U盘方式设置 | 产品信息设置 | 其它设置

量产对象: 单贴Flash

Flash扫描方式:
 低级扫描 高级扫描
扫描级别: 原装片扫描
优化方式: 容量优先
ECC: 1Bits 高级
时序设置: 默认
容量差大于: 100 %时, 转为单Plane
100 %时, 转为单通道

Flash型号:
 指定Flash型号
Flash型号: MT29F32GD8NAA

老化设置:
 老化测试 0%

格式化选项:
 格式化 卷标: AX212

容量设置:
设置: 自动
最小值: 1024 MB
最大值: 1025 MB


保存并返回 取消

Strange filenames

The screenshot shows a Windows File Explorer window titled "Data" with the address bar displaying "AX215_D_SD_MP_tool_20130710_1360 Data". The left sidebar shows the navigation pane with "Computer" selected. The main pane displays a list of files and folders in a table format.


| Name | Size | Type | Date Modified |
|------------------|-----------|------------------------|--|
| bin | 5 items | folder | Thursday 25, July, 2013 04:11:35 PM CEST |
| bin_Greater | 12 items | folder | Thursday 25, July, 2013 04:11:35 PM CEST |
| CL_Test | 4 items | folder | Thursday 25, July, 2013 04:31:35 PM CEST |
| A5_PRO.dll | 10.2 kB | program | Thursday 25, July, 2013 04:11:02 PM CEST |
| A5_SCAN.dll | 16.4 kB | program | Thursday 25, July, 2013 04:11:02 PM CEST |
| A5SDCOMM.dll | 2.1 kB | program | Thursday 25, July, 2013 04:11:02 PM CEST |
| A5TestBoot.dll | 515 bytes | program | Thursday 25, July, 2013 04:11:02 PM CEST |
| CL_Tool | 4 items | folder | Thursday 25, July, 2013 04:11:35 PM CEST |
| INL_Files | 9 items | folder | Thursday 25, July, 2013 04:11:35 PM CEST |
| LIBFile | 1 item | folder | Thursday 25, July, 2013 04:31:35 PM CEST |
| A6T_CardCom.dll | 14.3 kB | program | Thursday 25, July, 2013 04:11:00 PM CEST |
| A6T_CardComm.bin | 14.3 kB | program | Thursday 25, July, 2013 04:11:00 PM CEST |
| computer_DUs.dll | 17.1 kB | program | Thursday 25, July, 2013 04:11:00 PM CEST |
| Flashlib.dll | 53.4 kB | program | Thursday 25, July, 2013 04:11:00 PM CEST |
| Functionix.dll | 28.2 kB | DOS/Windows executable | Thursday 25, July, 2013 04:11:00 PM CEST |
| leg.txt | 1.8 kB | plain text document | Thursday 25, July, 2013 04:11:00 PM CEST |
| reboot.inf | 80 bytes | plain text document | Thursday 25, July, 2013 04:11:00 PM CEST |
| ReRun.exe | 20.5 kB | DOS/Windows executable | Thursday 25, July, 2013 04:11:00 PM CEST |

About the 8051



```
IDA View-A
code:03F4      .byte 0x10
code:03E5      ;
code:03F5      ; START OF FUNCTION CHUNK FOR code_499
code:03E5      code_4E5:                                     ; CODE XREF: code_499-4A↓j
code:03E5      jbc     RAM_23.2, code_3CD
code:03E8      mov     R2, #0xF2 ; '-'
code:03EA      xch     A, FSR_DD
code:03EC      add     A, R0
code:03FD      anl     A, R1
code:03EE      xch     A, RAM_2B
code:03F0      mov     @R0, FSR_C4
code:03F2      anl     A, R1
code:03F3      xrl     A, @R1
code:03F4      xch     A, R4
code:03F5      subb   A, @R1
code:03F6      mov     A, R2
code:03F7      mov     @R0, A
code:03F8      mov     A, @R1
code:03F9      anl     A, @R0
code:03FA      mov     LPH, R0      ; Data Pointer High Byte
code:03FC      acall  code_126
C0003E4 | 00C003E4. code.03E4
```

About the 8051



```
IDA View-A
code:03F4      .byte 0x10
code:03E5 ;
code:03F5 ; START OF FUNCTION CHUNK FOR code_499
code:03E5
code:03E5 code_4E5: ; CODE XREF: code_499-4A↓j
code:03E5      jbc   RAN_2D.2, code_3CD
code:03E8      mov   R2, #0xF2 ; '-'
code:03EA      xch  A, FSR_DD
code:03EC      add  A, R0
code:03FD      anl  A, R1
code:03EE      xch  A, RAM_2B
code:03F0      mov  @R0, FSR_C4
code:03F2      anl  A, R1
code:03F3      xrl  A, @R1
code:03F4      xch  A, R4
code:03F5      subb A, @R1
code:03F6      mov  A, R2
code:03F7      mov  @R0, A
code:03F8      mov  A, @R1
code:03F9      anl  A, @R0
code:03FA      mov  LPH, R0 ; Data Pointer High Byte
code:03FC      acall code_126
C00003E4 | 00C003E4 | code.03E4
```

dd if=/dev/urandom of=firmware.bin bs=2048 count=1

About the 8051

Instructions by opcode

| | 0x00 | 0x01 | 0x02 | 0x03 | 0x04 | 0x05 | 0x06 | 0x07 | 0x08 | 0x09 | 0x0a | 0x0b | 0x0c | 0x0d | 0x0e | 0x0f |
|------|----------------------|-----------------------|-----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| 0x00 | NOP | AJMP | LJMP | RR | INC | INC | INC | INC | INC | INC | INC | INC | INC | INC | INC | INC |
| 0x10 | JBC | ACALL | LCALL | RRC | DEC | DEC | DEC | DEC | DEC | DEC | DEC | DEC | DEC | DEC | DEC | DEC |
| 0x20 | JL | AJMP | RET | RL | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD |
| 0x30 | JNB | ACALL | RETI | RLC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC |
| 0x40 | JC | AJMP | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL |
| 0x50 | JNC | ACALL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL |
| 0x60 | JZ | AJMP | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL |
| 0x70 | JNZ | ACALL | ORL | JMP | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV |
| 0x80 | SJMP | AJMP | ANL | MOVC | DIV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV |
| 0x90 | MOV | ACALL | MOV | MOVC | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB |
| 0xa0 | ORL | AJMP | MOV | INC | MUL | ? | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV |
| 0xb0 | ANL | ACALL | CPL | CPL | CJNE | CJNE | CJNE | CJNE | CJNE | CJNE | CJNE | CJNE | CJNE | CJNE | CJNE | CJNE |
| 0xc0 | PUSH | AJMP | CLR | CLR | SWAP | XCH | XCH | XCH | XCH | XCH | XCH | XCH | XCH | XCH | XCH | XCH |
| 0xd0 | POP | ACALL | SETB | SETB | DA | DJNZ | XCID | XCID | DJNZ | DJNZ | DJNZ | DJNZ | DJNZ | DJNZ | DJNZ | DJNZ |
| 0xe0 | MOVX | AJMP | MOVX | MOVX | CLR | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV |
| 0xf0 | MOVX | ACALL | MOVX | MOVX | CPL | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV |

About the 8051

Instructions by opcode

| | 0x00 | 0x01 | 0x02 | 0x03 | 0x04 | 0x05 | 0x06 | 0x07 | 0x08 | 0x09 | 0x0a | 0x0b | 0x0c | 0x0d | 0x0e | 0x0f |
|------|----------------------|-----------------------|-----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| 0x00 | NOP | AJMP | LJMP | RR | INC | INC | INC | INC | INC | INC | INC | INC | INC | INC | INC | INC |
| 0x10 | JBC | ACALL | LCALL | RRC | DEC | DEC | DEC | DEC | DEC | DEC | DEC | DEC | DEC | DEC | DEC | DEC |
| 0x20 | JL | AJMP | RET | RL | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD |
| 0x30 | JNB | ACALL | RETI | RLC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC | ADDC |
| 0x40 | JC | AJMP | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL | ORL |
| 0x50 | JNC | ACALL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL | ANL |
| 0x60 | JZ | AJMP | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL | XRL |
| 0x70 | JNZ | ACALL | ORL | JMP | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV |
| 0x80 | SIMP | AJMP | ANL | MOVC | DIV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV |
| 0x90 | MOV | ACALL | MOV | MOV | MUL | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB | SUBB |
| 0xa0 | ORL | AJMP | MOV | INC | MUL | ? | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV |
| 0xb0 | ANL | ACALL | CPL | CPL | CPL | CPL | CPL | CPL | CPL | CPL | CPL | CPL | CPL | CPL | CPL | CPL |
| 0xc0 | PUSH | AJMP | CLR | CLR | SWAP | XCH | XCH | XCH | XCH | XCH | XCH | XCH | XCH | XCH | XCH | XCH |
| 0xd0 | POP | ACALL | SETB | SETB | DA | DJNZ | XCID | XCID | DJNZ | DJNZ | DJNZ | DJNZ | DJNZ | DJNZ | DJNZ | DJNZ |
| 0xe0 | MOVX | AJMP | MOVX | MOVX | CLR | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV |
| 0xf0 | MOVX | ACALL | MOVX | MOVX | CPL | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV |

About the AX211



卓荣集成电路科技有限公司
AppoTech Limited

AX211 高性能 32位SD主控芯片

CPU 特性

- 单周期32位 RISC CPU, 优化支持SD, NAND 应用
- 最大 50 MIPS 的性能, 自带 RC 振荡器和PLL

SD接口特性

- 完全支持SD 卡 1.0/1.1/2.0标准
- 支持SD 高容量标准
- 支持 SPI 模式
- 支持Command class 0/2/4/5/6/7/8/10
- 支持CFR
- 支持Speed class 6
- 支持主机时钟高达50MHz
- 支持bus width X1/X4
- 支持 80% 主机功能
- 增强型ESD 保护

NAND Flash 接口特性

- 支持不同页大小NAND flash

CPU Features

- 1T 02-2R RISC CPU, optimized for SD, NAND Flash application
- MAX 50 MIPS performance with on-chip RC oscillator and PLL

SD Interface Features

- Fully supports SD card standard 1.0/1.1/2.0
- Supports SD high capacity standard
- Supports SPI mode
- Supports Command class 0/2/4/5/6/7/8/10
- Supports CFRM
- Speed class up to 6
- Supports host clock up to 50MHz
- Supports bus width X1/X4
- Supports SD host function
- Enhanced ESD protection

NAND Flash Interface Features

- Supports variable page NAND flash
- Supports SLC or MLC NAND flash

- 支持 SLC/MLC NAND flash
- 支持Two-Plane 或 Interleave NAND flash
- 支持 X8/X16 NAND flash
- 支持并行模式
- 支持 0 CE
- 内置 6-54bit/s (528 字节) on-chip ECC
- 当数据块传输时启动电源锁闭, 能自动保护数据

低功耗支持

- 当数据块传输时, 工作电流约为10mA
- 支持睡眠模式, 当芯片处于睡眠模式, 工作电流 < 100uA
- 支持快速唤醒

封装

- TQFP48/QFN48
- 裸片形式

- Supports Two-Plane or Interleave NAND flash
- Supports X8/X16 NAND flash
- Supports parallel mode
- Supports up to 8 CE
- Built-in 6-54bit/s (528 bytes) on-chip ECC
- Data protection during data transfer if untagged power off

Low Power Consumption

- Operating current is about 10mA during data transfer
- Supports Sleep Mode, current is less than 200uA during Sleep Mode
- Fast wake up during Sleep Mode

Package

- 48-pin TQFP or QFN package
- Die form

About the AX211

CPU Features

- 1T 32-Bit RISC CPU, optimized for SD, NAND Flash applications
- MAX 50 MIPS performance with on chip RC oscillator and PLL

SD Interface Features

- Fully Supports SD card standard 1.0/1.1/2.0
- Supports SD high capacity standard
- Supports SPI mode
- Supports Command class 0/2/4/5/6/7/8/10
- Supports CPRM
- Speed class up to 6
- Supports host clock up to 50MHz
- Supports bus width X1/X4
- Supports SD host function
- Enhanced ESD protection

NAND Flash Interface Features

- Supports small or large page NAND flash
- Supports SLC or MLC NAND flash

- Supports Two-Plane or Interleave NAND flash
- Supports X8/X16 NAND flash
- Supports parallel mode
- Supports up to 8 CE
- Built in 6-54bit/page(528 bytes) on-the-fly ECC
- Data protection during data transfer if unplugged /power off

Low Power Consumption

- Operating current is about 10mA during data transfer
- Supports Sleep Mode, current is less than 200uA during Sleep Mode
- Fast wake up during Sleep Mode

Package

- 48-pin TQFP or QFN package
- Die form

About the AX211

CPU Features

- 1T 32-Bit RISC CPU, optimized for SD, NAND Flash applications
- Up to 50 MIPS performance with on-chip PLL oscillator and PLL

SD Interface Features

- Fully Supports SD card standard 1.0/1.1/2.0
- Supports SD high capacity standard
- Supports SPI mode
- Supports Command class 0/2/4/5/6/7/8/10
- Supports CPRM
- Speed class up to 6
- Supports host clock up to 50MHz
- Supports bus width X1/X4
- Supports SD host function
- Enhanced ESD protection

NAND Flash Interface Features

- Supports small or large page NAND flash
- Supports SLC or MLC NAND flash

- Supports Two-Plane or Interleave NAND flash
- Supports X8/X16 NAND flash
- Supports parallel mode
- Supports up to 8 CE
- Built in 6-54bit/page(528 bytes) on-the-fly ECC
- Data protection during data transfer if unplugged /power off


Low Power Consumption

- Operating current is about 10mA during data transfer
- Supports Sleep Mode, current is less than 200uA during Sleep Mode
- Fast wake up during Sleep Mode

Package

- 48-pin TQFP or QFN package
- Die form

Programming process



SD Protocol: Hardware

- Signals:
 - CMD
 - DAT0 – DAT3
 - CLK
- Signal integrity
 - Commands use CRC7
 - Data uses CRC16
- Also supports SPI mode

SD Protocol: Software

- 64 Possible Commands
 - CMD0: Reset / Go Idle
 - CMD10: Get CID
 - CMD41: ACMD “escape”
 - CMD60 – CMD63: Reserved for mfg
- 32 bits of “argument” data

| | | | | | |
|-----------|------|---------------|----------------|-------------------|---------|
| 0 | 1 | bit 5...bit 0 | bit 31...bit 0 | bit 6...bit 0 | 1 |
| start bit | host | command | argument | CRC7 ¹ | end bit |

SD Protocol: Response

| | | | | | | |
|---------------------|-----------|------------------|---------------|-------------|-------|---------|
| Bit position | 47 | 46 | [45:40] | [39:8] | [7:1] | 0 |
| Width (bits) | 1 | 1 | 6 | 32 | 7 | 1 |
| Value | '0' | '0' | x | x | x | '1' |
| Description | start bit | transmission bit | command index | card status | CRC7 | end bit |


Table 4-29: Response R1

| | | | | | |
|----|--------------------|-------|--|--|---|
| 25 | CARD_IS_LOCKED | R | '0' = card unlocked '1' = card locked | When set, signals that the card is locked by the host. | A |
| 24 | LOCK_UNLOCK_FAILED | E R X | '0' = no error '1' = error | Set when a sequence or password error has been detected in lock/unlock card command. | C |
| 23 | COM_CRC_ERROR | E R | '0' = no error '1' = error | The CRC check of the previous command failed. | B |
| 22 | ILLEGAL_COMMAND | E R | '0' = no error '1' = error | Command not legal for the card state. | B |
| 21 | CARD_ECC_FAILED | E R X | '0' = success '1' = failure | Card internal ECC was applied but failed to correct the data. | C |
| 20 | CC_ERROR | E R X | '0' = no error '1' = error | Internal card controller error | C |
| 19 | ERROR | E R X | '0' = no error | A general or an unknown error | C |

Fuzzing knock sequence

- 64 possible commands
 - Only 4 “manufacturer” commands
 - 2^{32} possible arguments
- Fuzz sequence:
 - Reset card
 - Send random command/argument
 - Check for a response
 - No response means it may have crashed

Still works!




No success

- Huge number of possibilities
- Fuzzer can run non-interactively
- Try a different approach
 - Look at the firmware burner

Programming jig

- AX2005
- Bit-banged SD



```
IDA View-A
ROM:4DE3 ; ----- S U B R O U T I N E -----
ROM:4DE3
ROM:4DF3
ROM:4DE3 toggle_clk_once: ; CODE XREF: ROM_2B76:ROM_2B81fP
ROM:4DE3 ; ROM_2B76:ROM_2B9cfP ...
ROM:4DE3     jb     RAM_22./, toggle_clk2
ROM:4DE6     anl   FSR_80, #0xEF
ROM:4DE9     nop
ROM:4DEA     orl   FSR_80, #0x10
ROM:4DED     ret
ROM:4DEE ; -----
ROM:4DEE
ROM:4DEE toggle_clk2: ; CODE XREF: toggle_clk_oncefj
ROM:4DEE     anl   FSR_C0, #0xEF
ROM:4DF1     nop
ROM:4DF2     orl   FSR_C0, #0x10
ROM:4DF5     ret
ROM:4DF5 ; End of function toggle_clk_once
00004DBD |0C004DBD>: toggle_clk_once&
```

Running code

- Noticed 'APPO' in AX2005 firmware
- Preceded by #63
- Maybe the knock is “CMD63 APPO”
- Card seems to respond
 - Doesn't say “invalid command”
 - Doesn't respond at all for 130 cycles
 - If CRC16 is valid, card stops responding at all

Writing a debugger

- We can run code. Great!
- We don't know what to run! Darn.
- Debugger can go over SD
- We have example code

TestBoot.bin

- 512 bytes
- Easy to analyze
- Tells us entry point
- Contains SD state machine

Also, Original Card Firmware Dump

```

    jmp    @4+DFTR
    ajmp   code_4A0
    ajmp   code_4A2
    ajmp   code_4E1
    ajmp   code_4EE
    ajmp   code_4A2
    ajmp   code_4A2
    ajmp   code_518
    ajmp   code_52C
    ajmp   code_543
    ajmp   code_54E
    ajmp   code_567
    ajmp   code_4A2
    ajmp   code_573
    ajmp   code_584
    ajmp   code_4A2
  
```

| CMD INDEX | type | argument | resp | abbreviation | command description |
|-----------|--|--|--------------------------------------|----------------------|--|
| CMD0 | bc | [31:0] stuff bits | - | GO_IDLE_STATE | Resets all cards to idle state |
| CMD1 | reserved | | | | |
| CMD2 | bc | [31:0] stuff bits | R2 | ALL_SEND_CID | Asks any card to send the CID numbers on the CMD line (any card that is connected to the host will respond) |
| CMD3 | bc | [31:0] stuff bits | R6 | SEND_RELATIVE_ADDR | Ask the card to publish a new relative address (RCA) |
| CMD4 | bc | [31:16] DSR [15:0] stuff bits | - | SET_DSR | Programs the DSR of all cards |
| CMD5 | reserved for X0 cards (refer to the "SDIO Card Specification") | | | | |
| CMD7 | ac | [31:16] RCA [15:0] stuff bits | R1b (only from the selected card) | SELECT/DESELECT CARD | Command toggles a card between the stand-by and transfer states or between the programming and disconnect states. In both cases, the card is selected by its own relative address and gets deselected by any other address; address 0 deselects all. In the case that the RCA equals 0, then the host may do one of the following: <ul style="list-style-type: none"> - Use other RCA number to perform card de-selection. - Re-send CMD3 to change its RCA number to other than 0 and then use CMD7 with RCA=0 for card de-selection. |
| CMD8 | bc | [31:12]reserved bits [11:0]supply voltage(V1.8) [7:0]check pattern | R7 | SEND_IF_COND | Sends SD Memory Card interface condition, which includes host supply voltage information and asks the card whether card supports voltage. Reserved bits shall be set to '0'. |
| CMD9 | ac | [31:16] RCA [15:0] stuff bits | R2 | SEND_CSD | Addressed card sends its card-specific data (CSD) on the CMD line. |
| CMD10 | ac | [31:16] RCA [15:0] stuff bits | R2 | SEND_CID | Addressed card sends its card identification (CID) on the CMD line. |
| CMD11 | reserved | | | | |
| CMD12 | ac | [31:0] stuff bits | R1b | STOP_TRANSMISSION | Forces the card to stop transmission |
| CMD13 | ac | [31:16] RCA [15:0] stuff bits | R1 | SEND_STATUS | Addressed card sends its status register. |
| CMD14 | reserved | | | | |

Writing a debugger

- Borrow TestBoot.bin
 - Code doesn't work out of the box
- No debugger whatsoever
 - Maybe we can wiggle a pin?

GPIO hunting

- Probably 1 – 3 registers
 - Set/Clear register value
 - Set/Clear pullup
 - Set pin function
- Toggle them with some frequency

Fuzzer

- Generate an 8051 program that:
 - Pokes value to a random SFR
 - Delays a while
 - Changes SFR value
 - Delays again
 - Repeat
- Read GPIO input values on host
 - Watch for toggling pins

“Hello, World” that finally worked!

fuzz:

```
    mov     0xef, #0x00
    acall  sleep
    mov     0xef, #0xff
    acall  sleep
    sjmp   fuzz
```

sleep:

```
    mov     R5, #0xff
    mov     R6, #0x20
```

top_of_pause:

```
    djnz   R5, top_of_pause
    djnz   R6, top_of_pause
    ret
```


Writing a Debugger

- Bidirectional SD communications
 - Send CMD with four 8-byte arguments
 - Get CMD back with four 8-byte responses
- Basic commands
 - peek/poke
 - GPIO control
 - IRQ status
 - NAND emulator
 - 32-bit opcodes?
- <https://github.com/xobs/ax2xx-code>

0xa5 “Escape” opcode

- Undefined in standard 8051
- All over the place in AX211 code
- 0xa5 0xXY
- 0xa5 0x7Y 0xWZ

8 bit or 32 bit?


- Four 32-bit registers

| | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|-------|-------|-------|-------|----|
| 00000080 | 10 | 80 | 31 | 47 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | c6 | 80 | | .. | 1G | | | |
| 00000090 | 10 | 00 | 38 | ff | 00 | 00 | 00 | b5 | 0f | 00 | 00 | fd | 74 | 2f | f5 | 00 | | .. | 8 | | t/ | .. |
| 000000a0 | 78 | 83 | 00 | 00 | 05 | 00 | 00 | 00 | ff | 00 | 00 | 00 | 00 | 00 | 00 | 00 | | x | | | | |
| 000000b0 | 73 | 2e | ff | 00 | 00 | 00 | 00 | d7 | 80 | 00 | 03 | 00 | ff | 01 | 1d | 00 | | s | | | | |
| 000000c0 | ed | 04 | 00 | 00 | 60 | ff | 3f | 02 | 52 | 05 | 00 | 00 | 00 | 13 | 00 | 00 | | .. | ' | ? R | | |
| 000000d0 | 40 | 00 | 50 | 41 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 80 | ff | 00 | 00 | | @ | PA | | | |
| 000000e0 | 12 | 00 | 00 | 02 | 00 | 10 | 06 | f0 | 00 | 00 | 00 | 00 | 00 | ff | ff | 00 | | | | | | |
| 000000f0 | 00 | 00 | 20 | ff | ff | 3f | 00 | 1f | 00 | 00 | 00 | 00 | ff | ff | 00 | ff | | | ? | | | |

- “extop” debugger command
- Discovered 32-bit clr, not, inc, dec
- Many undiscovered opcodes

AX215

- Similar to AX211
- Faster, more GPIOs, different SFR map



```
vim: /home/xobs/Documents/SDCard/AX215/Data
File Edit View Search Terminal Help
uint16_t permute_state(uint32_t *key, uint16_t state) {
    uint16_t pattern;
    if (&state&1)
        pattern = ((*key)>>16)&0xffff;
    else
        pattern = 0;
    return (state<<15) | ((pattern^state)>>1);
}

uint16_t descramble_byte(uint32_t *key, uint8_t *byte, int16_t state) {
    uint8_t work;
    int i;

    work = 0;
    for (i = 8; i > 0; --i) {
        work = (((int32_t)(uint16_t)state>>15) ^ (((int32_t)*byte>>(i-1))) & 1) | 2^work;
        state = permute_state(key, state);
    }
    *byte = work;
    return state;
}
```

21,0 1 16%

Time for Tin Foil Hats

- Attack scenarios:
 - Eavesdropping
 - Report smaller than actual capacity
 - Data is sequestered to hidden sectors that are uneraseable
 - ToC/ToU
 - Present one version of file for verification, another for execution
 - Bootloader manipulation, etc.
 - Selective-modify
 - Scan for assets of interest, e.g. security keys, binaries, and replace with insecure versions

Other Direction: Samsung MMC


- Samsung pushed firmware patch to eMMC cards in Android
- Contains ARM7 code
 - <http://forum.xda-developers.com/showthread.php?t=2096045>
 - Uses “class 8” instructions reserved for manufacturer

“By inspecting some code, it seems that we know how to dump the eMMC RAM: Look at the function `mmc_set_wearlevel_page` in line 206. It patches the RAM (using the method mentioned before), then it validates what it has written (in lines 255-290). Seems that the procedure to read the RAM is as following:

1. `CMD62(0xEFAC62EC) CMD62(0x10210002)` to enter RAM reading mode
 2. `MMC_ERASE_GROUP_START(Address to read) MMC_ERASE_GROUP_END(Length to read) MMC_ERASE(0)`
 3. `MMC_READ_SINGLE_BLOCK` to read the data
 4. `CMD62(0xEFAC62EC) CMD62(0xDECCEE)` to exit RAM reading mode
- ”

Other Direction: TLC

- TLC Flash has scrambling applied to avoid “read-disturb” and “program-disturb” issues
 - Scrambling is a proprietary algorithm, as of yet unknown
 - Highly structured



Wrap-up

- SD cards contain fully programmable microcontrollers
- Controller program modifiable via special host commands
 - Potential for MITM attack scenarios 😊
 - Potential for extremely cheap microcontroller for fun projects 😊

Special Thanks

- Shout out to .mudge for creating CFT which enabled this research, and many other good things (some yet to come!)

Q&A

- Demo (time allowing)
- Thanks for your attention!

About the 8051

Internal RAM

RAM: 0x00 - 0x7f

Registers: 0x80 - 0xff

```
mov 0x40, #30
```

External RAM

0x0000 - 0xffff

```
mov DPTR, #0x4700  
mov A, #30  
movx @DPTR, A
```