




imec


SELECTIVE ETCH REQUIREMENTS FOR THE NEXT GENERATION OF SEMICONDUCTOR DEVICES

FRANK HOLSTEYNS

ON BEHALF OF THE SURFACE AND INTERFACE PREPARATION GROUP OF THE UNIT PROCESS DEPARTMENT
10TH OF APRIL 2018




DIMENSIONAL SCALING CHALLENGES, DEVICE ARCHITECTURE & MATERIAL INNOVATION





DIMENSIONAL SCALING CHALLENGES, DEVICE ARCHITECTURE & MATERIAL INNOVATION

DIMENSIONAL SCALING: LITHOGRAPHY DRIVEN




imec

Copper interconnects




DIMENSIONAL SCALING CHALLENGES, DEVICE ARCHITECTURE & MATERIAL INNOVATION


DIMENSIONAL SCALING: LITHOGRAPHY DRIVEN




AREA SCALING: PITCH SCALING AND SCALING BOOSTERS PROCESS INNOVATION REQUIRED ON TOP OF GEOMETRICAL SCALING



Happy scaling era
transistors per area doubles every two year for same cost
Lithography driven scaling



2005 2007 2009 2011 2013 2015 2017 2019 2021 2023 2025 2027 year




3-2.5nm: GAA

Fin based device runs out of steam?

Horizontal or Vertical nanowire, hybrid materials


Highly scaled new device architectures



d scaling

VFET, 2D, spin, ...


AV, BPR, SAB, ...
in?



CNT FET


DIMENSIONAL SCALING CHALLENGES, DEVICE ARCHITECTURE & MATERIAL INNOVATION

DIMENSIONAL SCALING: LITHOGRAPHY DRIVEN



AREA SCALING: PITCH SCALING AND SCALING BOOSTERS

PROCESS INNOVATION DRIVERS



Happy scaling era

transistors per area doubles every two year for same cost


Lithography driven scaling

90nm




umec

DEVICE ARCHITECTURE IMPACTS ELECTROSTATICS



- FinFETs offered a Low-Voltage transistor option wrt bulk planar.
- To maintain electrostatics, simple FinFETs will hit limits





3-2.5nm: GAA

Fin based device runs out of steam?

Horizontal or Vertical nanowire, hybrid materials


Highly scaled new device architectures



CNT FET

DIMENSIONAL SCALING CHALLENGES, DEVICE ARCHITECTURE & MATERIAL INNOVATION


DIMENSIONAL SCALING: LITHOGRAPHY DRIVEN



AREA SCALING: PITCH SCALING AND SCALING BOOSTERS PROCESS INNOVATION DRIVEN

10nm (7.5T)
Gate Pitch
Metal
Pitch
Cell Height
GP = 64nm, iLE²
MP = 48nm, iSADP or iLE³
C2C = 68nm, iLE²

(i)SADP = (193i) self-aligned double patterning; L



Happy scaling era


transistors per area doubles every two year for same cost

Lithography driven scaling

90nm



2005 2007 2009 2011 2013




3-2.5nm: GAA

Fin based device runs out of steam?

Horizontal or Vertical nanowire, hybrid materials

Highly scaled new device architectures



DM'14

DEVICE ARCHITECTURE IMPACTS ELECTROSTATICS


IMEC HIGH PERFORMANCE MOBILE LOGIC ROADMAP

Early fdry production	2014 N14 (industry ref.)	2016-2017 iN10	2018-2019 iN7	2020-2021 iN5	2022-2023 iN3	2023....
Vdd (V)	0.8	0.8-0.7	0.7-0.6	0.7-0.5	0.6-0.5	
Device	FinFET	FinFET	FinFET or HGAA	FinFET or HGAA	HGAA	
Channel nFet/pFet	Si / Si	Si / Si (SiGe)	Si / SiGe	Si / SiGe	(Higher mobility)	
Gate Pitch (nm)	70-90, 193i	64, 193i	42, 193i	32, EUV	TBD	
Gate length (nm)	30	24	20	18-14	14-10	
Contact metal	W	W	W or Co	Alternative metal	Alternative metal	
Metal Pitch (nm)	52-64, 193i	42, 193i	32, 193i, EUV cut/Via	24, EUV	18, EUV	
Low k dielectric	2.55	2.55	2.55-2.4	2.7-2.4	2.7-2.1	
Metallization	TaN/Ta + Cu	TaN/Co + Cu	TaN/Ru + Cu	Mn/Ru + Cu and/or Co via prefill	Alternative metals	


New functional scaling on top of base CMOS:
Spintronics, 2D devices, (Steep-Slope switches)

AS SCALING CONTINUES, CHALLENGES ARISE IN WET PROCESSING

Wetting and kinetics for nanostructured surfaces




Actual wetting states confirmed by optical reflectometry; Xu et al., ACS Nano (2014).




ATR-FTIR; Vrancken et al., Langmuir (2017).

3D structures with more surface area
→ interfacial phenomena

Capillary force induced pattern collapse




in-situ TEM observations



Xu et al., Mirsaidov, Semicon Korea (2017).

High surface to volume ratio →
mechanical stability and structural
integrity


Selective etch requirements




Si NW release VLSI 2016



Si NS release IFT 2017



STI oxide recess,
SiNx compatible






Cu recess to
enable FSAV

dimensional scaling → introduction
of new device architectures and
new selective etch requirements

KINETICS MAY VARY IN NANO-CONFINEMENT

Wetting


(a) IPA concentration profile oscillating around the critical concentration and (b) the corresponding wetted area fraction as a function of time




(a) IPA concentration profile oscillating around the critical concentration and (b) the corresponding wetted area fraction as a function of time

electrical double layers

microchannel



nanochannel





H. Daiguji, Chem. Soc. Rev. (2010).

Differentiation between Wenzel / Cassie-Baxter / Mixed wetting states

Overlap of electrical double layers (EDL) in nanochannel

water structuring



Vereecke, ECIS (2017).

- Wetting hysteresis observed (Vrancken et al., Langmuir 2017).

Depletion of ions with same charge as surface in channel: no electroneutrality

Formation of ice-like water in nanoconfined volumes




- pH shift expected (D.Bottens et al., Lab on Chip, 2009, 9, 219.)
- Depletion etchants (A. Okuyama et al., Solid State Phenom. 2015, 219, 115.)

- effect of water structuring on diffusivity of chemical species in nano-confined volumes expected



CAPILLARY FORCE INDUCED PATTERN COLLAPSE

IN SITU CHARACTERIZATION OF DEWETTING AT NANOSCALE

- Real-time visualization of pattern collapse with TEM in liquid cell.
- Polycrystalline Si nanopillars, height ≈ 450 nm.
- Formation of clusters due to capillary instabilities.



- During drying the water film becomes unstable, and water is drained gradually towards bended nanopillars islands.




PATTERN COLLAPSE/STICKTION FREE DRYING

IPA dry


- Replace water by low surface tension (γ) solvents to reduce capillary force;
- Improve evaporation rate (gas flow and heat)
- Improve on IPA quality

Si nanopillars with native oxide

DIW ($\gamma=0.072$ N/m)




IPA ($\gamma=0.022$ N/m)



Surface functionalizing chemistry (SFC)

- Reduce capillary force by increasing contact angles (θ) of rinsing liquids;
- Reduce surface adhesion force, more relevant when IPA dry is used after SFC;
- Further reduction capillary force: towards sublimation drying


Increase surface hydrophobicity reduces pattern collapse in **water** (not necessarily for other solvents!)




SELECTIVE ETCH REQUIREMENTS

SELECTIVE/ISOTROPIC ETCH OPPORTUNITIES (WET/DRY)


FINFET → GAA → CFET




SEMICONDUCTOR ETCH: GAA SELECTIVE ETCH REQUIREMENTS




Cavity etch




Si NW/NS release




SiGe NW release



Ge NW release



SEMICONDUCTOR ETCH: GAA SELECTIVE ETCH REQUIREMENTS




HCl (gas)

FORMULATED MIXTURE (wet)

For both HCl (g) and formulated mixture, selectivity increases strongly with increasing Ge%.



Anisotropic selective etch. Process time ~ hour



Bogumilowicz et al. Semicond. Sci. Technol. 20 (2005) 127.

Isotropic selective etch. Process time ~ min


SCREEN




DIELECTRIC ETCH

FinFET/GAA/CFET/VFET


Si/SiGe, GAA Fin reveal (SiO₂/SiN etch)




GAA inner spacer EB [SiN(OC) etch]




CESL removal (SiN etch)



Oxide recess selective to SiNx



Isolation recess (SiO₂/SiN etch)




Bottom isolation recess (SiO₂ etch)


N/P isolation recess (SiO₂/SiN etch)

Memory

Selective SiNx removal for 3D-NAND fabrication




3D SCM dummy gate recess




DIELECTRIC ETCH

FinFET/GAA/CFET/VFET

Si/SiGe, GAA Fin




SiGe/Si fin protection by SiN STI liner



Fin profile deteriorated by SiGe oxidation and Ge diffusion


Straight fins and sharp SiGe corners maintained

Siconi fin reveal; confirmed by EDS




Memory


Selective SiNx removal for NAND fabrication




CESL removal (SiN etch)




Oxide recess selective to SiNx



BPR isolation recess



SCM dummy gate recess




SiN recess

METAL ETCH

Selective removal


IC: MHM/ESL removal

TiN-HM (and TiFx residue) removal




RMG WFM patterning

WFM removal in limited spaces





Controlled metal recess: BPR, FSAV, SAGC, CMR


BPR metal recess




Fully Self Aligned Via




CFET: contact metal rail



Vertical GAA-NWFETs




Bumping module (seed etch)



10 μm pitch (CuNiSn bump)

RMG module VGAA-NWFETs



CORE CMOS PARTNERS

LOGIC / MEMORY IDM & FOUNDRIES



FABLESS & FABLITE



EQUIPMENT & MATERIAL SUPPLIERS / OSAT / EDA / JDP PARTNERS



