




imec

SELECTIVE ETCH REQUIREMENTS FOR THE NEXT GENERATION
OF SEMICONDUCTOR DEVICES


FRANK HOLSTEYNS

ON BEHALF OF THE SURFACE AND INTERFACE PREPARATION GROUP OF THE UNIT PROCESS DEPARTMENT

10TH OF APRIL 2018




DIMENSIONAL SCALING CHALLENGES, DEVICE ARCHITECTURE & MATERIAL INNOVATION



DIMENSIONAL SCALING CHALLENGES, DEVICE ARCHITECTURE & MATERIAL INNOVATION

DIMENSIONAL SCALING: LITHOGRAPHY DRIVEN



imec




Diagram illustrating device architecture evolution and scaling challenges:


- 5nm:** Scaling boosters (RMC, SAGC, MG cut, FAV, BPR, SAB, ...). Scaling 3Fin → 2Fin → 1Fin?
- 3nm:** Hybrid scaling (CFET, VFET, 2D, spin, ...).
- 2.5nm:** STCO (Strained Thin Channel Oxide).
- 3-2.5nm: GAA:** Fin based device runs out of steam? Horizontal or Vertical nanowire, hybrid materials.

Highly scaled new device architectures:

- Ultimate finFET
- CFET
- VFET
- CNT FET (Stanford IEDM'14)


DIMENSIONAL SCALING CHALLENGES, DEVICE ARCHITECTURE & MATERIAL INNOVATION

DIMENSIONAL SCALING: LITHOGRAPHY DRIVEN



AREA SCALING: PITCH SCALING AND SCALING BOOSTERS

PROCESS INNOVATION REQUIRED ON TOP OF GEOMETRICAL SCALING





Node	10nm	7nm	5nm	3nm	2nm
Pitch scaling	- 48%	- 34%	- 33%	- 34%	- 27%
Scaling Boosters		- 20%	- 17%	- 20%	- 25%
Total scaling	-48%	- 48%	- 44%	- 48%	- 45%

3-2.5nm: GAA

Fin based device runs out of steam?

Horizontal or Vertical nanowire, hybrid materials

Highly scaled new device architectures




Happy scaling era
transistors per area doubles every two year for same cost
Lithography driven scaling




DIMENSIONAL SCALING CHALLENGES, DEVICE ARCHITECTURE & MATERIAL INNOVATION


DIMENSIONAL SCALING: LITHOGRAPHY DRIVEN



AREA SCALING: PITCH SCALING AND SCALING BOOSTERS



DEVICE ARCHITECTURE IMPACTS ELECTROSTATICS




- FinFETs offered a Low-Voltage transistor option wrt bulk planar.
- To maintain electrostatics, simple FinFETs will hit limits

3-2.5nm: GAA

Fin based device runs out of steam?

Horizontal or Vertical nanowire, hybrid materials


Highly scaled new device architectures



CFET

VFET

Stanford IEDM'14



CNT FET

imec

90nm

Introd

Happy scaling era

transistors per area doubles every two year for same cost

Lithography driven scaling

2005

2007

2009

2011

2013

2015

2017

2019

2021

2023

2025


2027

year


imec

DIMENSIONAL SCALING CHALLENGES, DEVICE ARCHITECTURE & MATERIAL INNOVATION

DIMENSIONAL SCALING: LITHOGRAPHY DRIVEN



AREA SCALING: PITCH SCALING AND SCALING BOOSTERS



DEVICE ARCHITECTURE IMPACTS ELECTROSTATICS

IMEC HIGH PERFORMANCE MOBILE LOGIC ROADMAP

Early fdry production	2014 N14 (industry ref.)	2016-2017 iN10	2018-2019 iN7	2020-2021 iN5	2022-2023 iN3	2023-...
Vdd (V)	0.8	0.8-0.7	0.7-0.6	0.7-0.5	0.6-0.5	
Device	FinFET	FinFET	FinFET or HGAA	FinFET or HGAA	HGAA	Horizontally integrated device circuits
Channel nfet/pfet	Si / Si	Si / Si (SiGe)	Si / SiGe	Si / SiGe	(Higher mobility)	Vertically integrated device circuits
Gate Pitch (nm)	70-90, 193i	64, 193i	42, 193i	32, EUV	TBD	
Gate length (nm)	30	24	20	18-14	14-10	
Contact metal	W	W	W or Co	Alternative metal	Alternative metal	
Metal Pitch (nm)	52-64, 193i	42, 193i	32, 193i, EUV cut/Via	24, EUV	18, EUV	
Low k dielectric	2.55	2.55	2.55-2.4	2.7-2.4	2.7-2.1	
Metallization	TaN/Ta + Cu	TaN/Co + Cu	TaN/Ru + Cu	Mn/Ru + Cu and/or Co via prefill	Alternative metals	

3-2.5nm: GAA

Fin based device runs out of steam?

Horizontal or Vertical nanowire, hybrid materials

Highly scaled new device architectures

90nm
 Intel

Happy scaling era

transistors per area doubles every two year for same cost


Lithography driven scaling

90nm


2005 2007 2009 2011 2013

AS SCALING CONTINUES, CHALLENGES ARISE IN WET PROCESSING

Wetting and kinetics for nanostructured surfaces




Actual wetting states confirmed by optical reflectometry; Xu et al., ACS Nano (2014).




ATR-FTIR; Vrancken et al., Langmuir (2017).

**3D structures with more surface area
→ interfacial phenomena**

Capillary force induced pattern collapse





in-situ TEM observations



Xu et al., Mirsaidov, Semicon Korea (2017).


**High surface to volume ratio →
mechanical stability and structural
integrity**

Selective etch requirements



STI oxide recess,
SiN_x compatible


Cu recess to
enable FSAV




**dimensional scaling → introduction
of new device architectures and
new selective etch requirements**

KINETICS MAY VARY IN NANO-CONFINEMENT

Wetting




electrical double layers



H. Daiguji, *Chem. Soc. Rev.* (2010).

water structuring



Vereecke, *ECIS* (2017).

Differentiation between Wenzel / Cassie-Baxter / Mixed wetting states

Overlap of electrical double layers (EDL) in nanochannel

Water confinement

In-situ study of wetting stability and hysteresis on initially non-wetting substrate

Depletion of ions with same charge as surface in channel: no electroneutrality

Formation of ice-like water in nanoconfined volumes




- Wetting hysteresis observed (Vrancken et al., *Langmuir* 2017).

- pH shift expected (D.Bottenus et al., *Lab on Chip*, 2009, 9, 219.)
- Depletion etchants (A. Okuyama et al., *Solid State Phenom.* 2015, 219, 115.)

- effect of water structuring on diffusivity of chemical species in nano-confined volumes expected



CAPILLARY FORCE INDUCED PATTERN COLLAPSE IN SITU CHARACTERIZATION OF DEWETTING AT NANOSCALE

- Real-time visualization of pattern collapse with TEM in liquid cell.
- Polycrystalline Si nanopillars, height ≈ 450 nm.
- Formation of clusters due to capillary instabilities.



1: Liquid cell with nanopillars
2: PDMS gasket
3 & 4: Bottom and top pieces of custom brass retainer for TEM holder

- During drying the water film becomes unstable, and water is drained gradually towards bended nanopillars islands.




PATTERN COLLAPSE/STICTION FREE DRYING

IPA dry


- Replace water by low surface tension (γ) solvents to reduce capillary force;
- Improve evaporation rate (gas flow and heat)
- Improve on IPA quality

Si nanopillars with native oxide

DIW ($\gamma=0.072$ N/m)




IPA ($\gamma=0.022$ N/m)



Surface functionalizing chemistry (SFC)

- Reduce capillary force by increasing contact angles (θ) of rinsing liquids;
- Reduce surface adhesion force, more relevant when IPA dry is used after SFC;
- Further reduction capillary force: towards sublimation drying


Increase surface hydrophobicity reduces pattern collapse in **water** (not necessarily for other solvents!)




SELECTIVE ETCH REQUIREMENTS

SELECTIVE/ISOTROPIC ETCH OPPORTUNITIES (WET/DRY)


FINFET → GAA → CFET



SEMICONDUCTOR ETCH: GAA SELECTIVE ETCH REQUIREMENTS




Cavity etch




imec Mertens et al., IEDM (2017).

Si NW/NS release




Mertens et al., VLSI (2016). ITF (2017)

SiGe NW release





Wostyn et al., ECS (2015).

Ge NW release



Sebaai, UCPSS (2016), Witters, VLSI2017.

SEMICONDUCTOR ETCH: GAA SELECTIVE ETCH REQUIREMENTS







HCl (gas)

FORMULATED MIXTURE (wet)

For both HCl (g) and formulated mixture, selectivity increases strongly with increasing Ge%.

Anisotropic selective etch. Process time ~ hour


Isotropic selective etch. Process time ~ min




DIELECTRIC ETCH

FinFET/GAA/CFET/VFET


Si/SiGe, GAA Fin reveal (SiO₂/SiN etch)




GAA inner spacer EB [SiN(OC) etch]




CESL removal (SiN etch)




Oxide recess selective to SiN_x



BPR isolation recess



Isolation recess (SiO₂/SiN etch)




Bottom isolation recess (SiO₂ etch)


N/P isolation recess (SiO₂/SiN etch)

Memory

Selective SiN_x removal for 3D-NAND fabrication



3D SCM dummy gate recess




DIELECTRIC ETCH


FinFET/GAA/CFET/VFET

Memory


Si/SiGe, GAA FinFET




GAA inner space




CESL removal (SiN etch)




Oxide recess selective to SiN_x




BPR isolation recess




SiGe/Si fin protection by SiN STI liner




Siconi fin reveal; confirmed by EDS



Active SiN_x removal for NAND fabrication




SCM dummy gate recess




METAL ETCH

Selective removal

IC: MHM/ESL removal
TiN-HM (and TiFx residue) removal




RMG WFM patterning
WFM removal in limited spaces




Controlled metal recess: BPR, FSAV, SAGC, CMR



BPR metal recess Fully Self Aligned Via




CFET: contact metal rail



Vertical GAA-NWFETs




Bumping module (seed etch)



10 um pitch (CuNiSn bump)

RMG module VGAA-NWFETs



CORE CMOS PARTNERS

LOGIC / MEMORY IDM & FOUNDRIES



FABLESS & FABLITE



EQUIPMENT & MATERIAL SUPPLIERS / OSAT / EDA / JDP PARTNERS





embracing a better life