## UNIT - III MEMORY AND IO INTERFACING

## SEMICONDUCTOR MEMORY INTERFACING

Semiconductor memories are of two types, viz. RAM (Random Access Memory) and ROM (Read Only Memory).

The semiconductor RAMs are of broadly two types-static RAM and dynamic RAM. The semiconductor memories are organized as two dimensional arrays of memory locations. For example, 4 Kx 8 or 4 K byte memory contains 4096 locations, where each location contains 8-bit data and only one of the 4096 locations can be selected at a time.

The general procedure of static memory interfacing with 8086 is briefly described as follows:

1. Arrange the available memory chips so as to obtain 16 -bit data bus width. The upper 8 -bit bank is called "odd address memory bank" and the lower 8 -bit bank is called "even address memory bank".
2. Connect available memory address lines of memory chips with those of the microprocessor and also connect the memory $\overline{R D}$ and $\overline{W R}$ inputs to the corresponding processor control signals. Connect 16-bit data bus of the memory bank with that of the microprocessor 8086.
3. The remaining address lines of the microprocessor, $\overline{B H E}$ and $\mathrm{A}_{0}$ are used for decoding the required chip select signals for the odd and even memory banks. The $\overline{C S}$ of memory is derived from the O/P of the decoding circuit.
Relation between number of address pins and memory capacity

| Number of address pins | Memory capacity |  |  | Range of address in hexa |
| :---: | :---: | :---: | :---: | :---: |
|  | in decimal | $\begin{aligned} & \text { in } \\ & \text { kilo } \end{aligned}$ | $\begin{gathered} \text { in } \\ \text { hexa } \end{gathered}$ |  |
| 10 | $2^{10}=1024$ | 1k | 400 | 000 to 3FF |
| 11 | $2^{11}=2 \times 2^{10}=2048$ | 2k | 800 | 000 to 7FF |
| 12 | $2^{12}=2^{2} \times 2^{10}=4 \times 2^{10}=4096$ | 4k | 1000 | 000 to FFF |
| 13 | $2^{13}=2^{3} \times 2^{10}=8 \times 2^{10}=8192$ | 8k | 2000 | 0000 to 1FFF |
| 14 | $2^{14}=2^{4} \times 2^{10}=16 \times 2^{10}=16384$ | 16k | 4000 | 0000 to 3FFF |
| 15 | $2^{15}=2^{5} \times 2^{10}=32 \times 2^{10}=32768$ | 32k | 8000 | 0000 to 7FFF |
| 16 | $2^{16}=2^{6} \times 2^{10}=64 \times 2^{10}=65536$ | 64k | 10000 | 0000 to FFFF |
| 17 | $2^{17}=2^{7} \times 2^{10}=128 \times 2^{10}=131072$ | 128k | 20000 | 00000 to 1FFFF |
| 18 | $2^{18}=2^{8} \times 2^{10}=256 \times 2^{10}=262144$ | 256k | 40000 | 00000 to 3FFFF |
| 19 | $2^{19}=2^{9} \times 2^{10}=512 \times 2^{10}=524288$ | 512k | 80000 | 00000 to 7FFFF |
| 20 | $2^{20}=2^{10} \times 2^{10}=1024 \times 2^{10}=1048576$ | $1024 \mathrm{k}=1 \mathrm{M}$ | 100000 | 00000 to FFFFF |

## Problem 1

Interface two 4Kx8 EPROM and two 4Kx8 RAM chips with 8086. Select suitable maps.

## Solution:

We know that, after reset, the IP and CS are initialized to form address FFFFOH. Hence, this address must lie in the EPROM. The address of RAM may be selected anywhere in the 1 MB address space of 8086 , but we will select the RAM address such that the address map of the system is continuous.

## Memory Map Table

| Address | A19 | A18 | A17 | A16 | A15 | A14 | A13 | A12 | A11 | A10 | A09 | A08 | A07 | A06 | A05 | A04 | A03 | A02 | A01 | A00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FFFFFH | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| EPROM |  |  |  |  |  |  |  | 8 KX 8 |  |  |  |  |  |  |  |  |  |  |  |  |
| FEOOOH | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| FDFFFH | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| RAM |  |  |  |  |  |  |  | $8 \mathrm{~K} \times 8$ |  |  |  |  |  |  |  |  |  |  |  |  |
| FCOOOH | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Total 8 K bytes of EPROM need 13 address lines A0-A12 (since z13 $=8 \mathrm{~K}$ ).
Address lines A13-A19 are used for decoding to generate the chip select.
The $\overline{B H E}$ signal goes low when a transfer is at odd address or higher byte of data is to be accessed.
Let us assume that the latched address, $\overline{B H E}$ and demultiplexed data lines are readily available for interfacing.
The memory system in this problem contains in total four 4K x 8 memory chips.
The two $4 \mathrm{~K} \times 8$ chips of RAM and ROM are arranged in parallel to obtain 16 -bit data bus width. If A0 is 0 , i.e., the address is even and is in RAM, then the lower RAM chip is selected indicating 8-bit transfer at an even address. If AO is i.e., the address is odd and is in RAM, the $\overline{B H E}$ goes low, the upper RAM chip is selected, further indicating that the 8 -bit transfer is at an odd address. If the selected addresses are in ROM, the respective ROM chips are selected. If at a time AO and $\overline{B H E}$ both are 0 , both the RAM or ROM chips are selected, i.e., the data transfer is of 16 bits. The selection of chips here takes place as shown in table below.


## Memory Chip Selection Table:

| Decoder I/P --> <br> Address/ $\overline{B H E}$--> | A2 <br> A13 | A1 <br> A0 | $\overline{\mathrm{A} 0}$ | Selection/ <br> Comment |
| :--- | :---: | :---: | :---: | :--- |
| Word transfer on D0 - D15 | 0 | 0 | 0 | Even and odd address in RAM |
| Byte transfer on D7 - D0 | 0 | 0 | 1 | Only even address in RAM |
| Byte transfer on D8 - D15 | 0 | 1 | 0 | Only odd address in RAM |
| Word transfer on D0 - D15 | 1 | 0 | 0 | Even and odd address in RAM |
| Byte transfer on D7 - D0 | 1 | 0 | 1 | Only even address in RAM |
| Byte transfer on D8 - D15 | 1 | 1 | 0 | Only odd address in ROM |

Problem2: Design an interface between 8086 CPU and two chips of $16 \mathrm{~K} \times 8$ EPROM and two chips of $32 \mathrm{~K} \times 8$ RAM. Select the starting address of EPROM suitably. The RAM address must start at 00000 H .

Solution: The last address in the map of 8086 is FFFFF H. after resetting, the processor starts from FFFFO $H$. hence this address must lie in the address range of EPROM.

Address Map for Problem

| Addresses | $A_{19}$ | $A_{18}$ | $A_{17}$ | $A_{16}$ | $A_{15}$ |  |  | $A_{12}$ | $A_{11}$ | $A_{10}$ | $A_{09}$ |  | $A_{07}$ |  | $A_{o s}$ |  |  |  |  | $A_{\infty}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FFFFFH | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  |  |  |  |  | 32 KB |  |  | PRO |  |  |  |  |  |  |  |  |  |
| F8000H | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| OFFFFH | 0 | 0 | 0 | $0$ | $1$ |  |  | 1 RAM | $1$ |  | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 00000H | 0 | 0 | 0 | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

It is better not to use a decoder to implement the above map because it is not continuous, i.e. there is some unused address space between the last RAM address (OFFFF H) and the first EPROM address (F8000 H). Hence the logic is implemented using logic gates.








Problem3: It is required to interface two chips of $32 \mathrm{~K} \times 8$ ROM and four chips of $32 \mathrm{~K} \times 8$ RAM with 8086, according to following map.
ROM 1 and ROM 2 FOOOOH - FFFFFH, RAM 1 and RAM 2 D0000H - DFFFFH, RAM 3 and RAM 4 EOOOOH - EFFFFH. Show the implementation of this memory system.

## Solution:

Address Map for Problem

| Address | $A_{19}$ |  | $A_{17}$ | $A_{16}$ | $A_{15}$ |  |  | $A_{12}$ | $A_{l l}$ |  | $A_{\text {co }}$ | $A_{\text {cs }}$ | $A_{07}$ |  | $A_{o s}$ |  |  | $A_{o 2}$ | $A_{01}$ | $A_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F0000H | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ROM land2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| FFFFFH | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| D0000H | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RAM 1and2 |  |  |  |  |  |  |  |  |  |  | 64 K |  |  |  |  |  |  |  |  |  |
| DFFFFH | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | , | 1 | 1 | 1 | 1 |
| E0000H | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RAM 3and4 |  |  |  |  |  |  |  |  |  |  | 64K |  |  |  |  |  |  |  |  |  |
| EFFFFH | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |




## INTERFACING I/O PORTS

$>$ I/O ports or Input/output ports are the devices through which the microprocessor communicates with other devices or external data source/destinations.
$>$ Input activity, as one may expect, is the activity that enables the microprocessor to read data from external devices, and for example keyboards. These devices are known as input devices as they feed data into microprocessor system.
$>$ Output activity transfers data from the microprocessor to the external devices, for example CRT display. These devices which accept the data from a microprocessor system are called output devices.
$>$ Thus for a microprocessor the input activity is similar to read operation, while the output activity is similar to write operation.

## Steps in Interfacing an I/O Device

$>$ Connect the data bus of the microprocessor system with the data bus of the I/O port.
$>$ Derive a device address pulse by decoding the required address of the device and use it as the chip select of the device.
$>$ Use a suitable control signal i.e. $\overline{I O R D}$ and $\overline{I O W R}$ to carry out device operations.

Methods of Interfacing I/O Devices

| Memory Mapping | IO mapping |
| :--- | :--- |
| 1. 20-bit addresses are provided for IO devices. | 1. 8-bit or 16-bit address are provided for IO devices |
| 2. The IO ports or peripherals can be treated like <br> memory locations and so all instructions <br> related to memory can be used for data <br> transfer. | 2. Only IN and OUT instructions can be used for data <br> transfer between IO device and the processor. |
| 3. In memory mapped ports, the data can be <br> moved from any register to port and vice versa | 3. In IO mapped ports, the data transfer can take <br> only between the accumulator and the ports |
| 4. When memory mapping is used for IO devices, <br> the full memory address space cannot be used <br> for addressing memory. | 4. When IO mapping is used for IO devices, then the <br> full address space can be used for addressing <br> memory. |

Problem: Interface an input port 74LS245 to read the status of switches SW1 to SW8. The switches, when shorted, input a 1 else input a 0 to the microprocessor system. Store the status in register BL. The address of the port is 0740 H .

## Solution:



The ALP is given as follows:

| MOV BL, 00 | ; Clear BL for status |
| :--- | :--- |
| MOV DX, 0740H | ; 16-bit port address in DX |
| IN AL, DX | ; Read port 0740H for switch positions |
| MOV BL, AL | ; Store status of switches from AL into BL |
| HLT | ; Stop |

## Programmable Input-Output 8255


$>$ The parallel input-output port chip 8255 is also known as programmable peripheral input-output port.
$>$ It has 24 input/output lines which may be individually programmed in two groups of twelve lines each, or three groups of eight lines.
> The two groups of I/O pins are named as Group A and Group B.
$>$ Each of these two groups contains a subgroup of eight I/O lines called as 8-bit port and another subgroup of four I/O lines or a 4-bit port.
$>$ Thus Group A contains an 8-bit port A along with a 4-bit port, C upper. The port A lines are identified by symbols $\mathrm{PA}_{0}-\mathrm{PA}_{7}$ while the port C lines are identified as $\mathrm{PC}_{4}-\mathrm{PC}_{7}$.
$>$ Similarly Group B contains an 8-bit port and a 4-bit port C with lower bits.
$>$ The port C upper and port C lower can be used in combination as an 8 -bit port C .
$>$ All of these ports function independently either as input or as output ports.
$>$ This can be achieved by programming the bits of internal register of 8255 called as Control Word Register.
> The 8-bit data bus buffer is controlled by read/write control logic.
$>$ The read/write control logic manages all of the internal and external transfer of both data and control words.

## Modes of Operation of 8255

$>$ There are two basic modes of operation of 8255-I/O mode and Bit Set-Reset mode(BSR).
$>$ In the I/O mode, the 8255 ports work as programmable I/O ports, while in BSR mode only port $\mathrm{C}(\mathrm{PCO}-\mathrm{PC} 7)$ can be used to set or reset its individual port bits.
$>$ Under the 1 O mode of operation, further there are three modes of operation of 8255 so as to support different types of applications- mode0, mode1 and mode2.

## Bit Set-Reset Mode

$>$ In this mode, any of the 8 bits of port C can be set or reset depending on BO of the control word.
$>$ The individual bits of port C can be set or reset by sending out a single OUT instruction to the control register.
$>$ When port C is used for control/status operation, this feature can be used to set or reset individual bits.
$>$ The bit to be set or reset is selected by bit select flags B3, B2 and B1 of the CWR.

## BSR Mode Control Word Register Format



## IO Modes

MODE 0: This mode is also known as basic input/output mode. This mode provides simple input and output capability using each of the three ports.
The salient features of this mode are

1. Two 8 bit ports (port A and port B) and two 4-bits ports (port C upper and lower) are available. The two 4-bit ports can be combinedly used as a third 8-bit port.
2. Any port can be used as an input and output port
3. Output ports are latched. Input ports are not latched.
4. A maximum of four ports are available so that overall $16 \mathrm{I} / \mathrm{O}$ configurations are possible.

All these modes can be selected by programming a register internal to 8255 known as Control Word Register (CWR) which has two formats.


| $B_{6}$ | $B_{5}$ | Mode |
| :---: | :---: | :---: |
| 0 | 0 | mode 0 |
| 0 | 1 | mode 1 |
| 1 | 0 | mode 2 |
| 1 | 1 | x |

(i) Port B mode is either 0 or 1 depending upon B2 bit.
(ii) A port is an output port if the port bit is 0 else it is input port

MODE 1: This mode is also known as strobed input/output mode. In this mode the handshaking signals control the input or output action of the specified port.
The salient features of this mode are

1. Two groups- group $A$ and group $B$ are available for strobed data transfer.
2. Each group contains one 8 -bit data I/O port and one 4-bit control/data port.
3. The 8 -bit port can be either used as input or an output port.
4. Out of 8 -bit port $\mathrm{C}, \mathrm{PC}_{0}-\mathrm{PC}_{2}$ are used to generate control signals for port B and $\mathrm{PC}_{3}-\mathrm{PC}_{5}$ are used to generate control signals for port A . the lines $\mathrm{PC}_{6}, \mathrm{PC}_{7}$ may be used as independent data lines.

MODE 2: This mode is also known as strobed Bidirectional input/output mode.
The salient features of this mode are

1. The single 8 -bit port in group $A$ is available.
2. The 8 -bit port is bidirectional and additionally a 5-bit control port is available.
3. Three I/O lines are available at port C
4. Input and output ports are both latched
5. The 5 -bit control port C is used for generating/accepting handshake signals for 8 -bit data transfer on port A.

## Interfacing 8255 to 8086

Problem: Interface an 8255 with 8086 to work as an I/O port. Initialize port A as output port, port B as input port and port C as output port. Port A address should be 0740 H . Write a program to sense switch positions SW0-SW7 connected to port B. the sensed pattern is to display on port A, to which 8 LEDs are connected, while the port C lower displays number of on switches out of the total eight switches.

## Solution:

| Thus 82H | $\begin{gathered} \text { B7 } \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{B}_{6} \\ 0 \end{gathered}$ | $\begin{gathered} B_{5} \\ 0 \end{gathered}$ | $\begin{gathered} \mathbf{B}_{4} \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{B}_{3} \\ 0 \end{gathered}$ | $\mathrm{B}_{2}$ 0 | $\begin{gathered} \mathrm{B}_{1} \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{B}_{\mathrm{o}} \\ \mathrm{o} \end{gathered}$ | Control word, be done as $=82 \mathrm{H}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| given belo | I/O | Port A |  | Port | Port | Port | Port | Port |  |
|  | mode | in mode 0 |  | A,o/p | C,o/p | B,mode 0 | B,i/p | C,o/p |  |


$>$ The 8255 is to be interfaced with lower order data bus, i.e. $D_{0}-D_{7}$
$>$ The $A_{0}$ and $A_{1}$ pins of 8255 are connected to $A_{01}$ and $A_{02}$ pins of microprocessor respectively.
$>$ The $\mathrm{A}_{00} \mathrm{pin}$ of the microprocessor is used for selecting lower byte of data bus.
$>$ Hence any change in the status of $\mathrm{A}_{00}$ does not affect the port to be selected.
$>$ Let us use absolute decoding scheme that uses all the 16 address lines for deriving the device address pulse.
$>$ Out of $\mathrm{A}_{0}-\mathrm{A}_{15}$ lines, two address lines $\mathrm{A}_{02}$ and $\mathrm{A}_{01}$ are directly required by 8255 for three port and CWR address decoding.
$>$ Hence only $\mathrm{A}_{3}$ to $\mathrm{A}_{15}$ are used for decoding address.


## Flow Chart



## Program

MOV DX, 0746H ; Initialize CWR with
MOV AL, 82H ; control word 82H
OUT DX, AL
;
SUB DX, 04 ; Get address of port B in DX
IN AL, DX ; Read port B for switch
SUB DX, 02 ; positions in to AL and get port A address in DX
OUT DX, AL ; Display switch positions on port A
MOV BL, 00 H ; Initialize BL for switch count
MOV CH, 08H
YY: ROL AL ; Rotate AL through carry to check,
JNC XX ; whether the switches are on or
INC BL ; off, i.e. either 1 or 0
$X X$ : DEC CH ; Check for next switch. If all
JNZ YY ; switch are checked, the
MOV AL, BL ; number of on switches are
ADD DX, 04 ; in BL. Display it on port C
OUT DX, AL ; lower
HLT

## Interfacing to Keyboard

$>$ In most keyboards, the key switches are connected in a matrix of rows and columns.
$>$ We use simple mechanical switches but the principle is same for other types of switches.
$>$ Getting a meaningful data from a keyboard requires three major tasks.

1. Detect a key press.
2. Debounce the key press
3. Encode the key press
$>$ The three tasks can be done with hardware, software, or a combination of two depending on application.

Problem: Interface a 4*4 keyboard with 8086 using 8255 and write an ALP for detecting a key closure and return the key code in AL. The debouncing period for a key is 10 ms . Use software key debouncing technique. DEBOUNCE is an available 10 ms delay routine.

## Solution:

> Port $A$ is used as output port for selecting a row of key while port $B$ is used as an input port for sensing a closed key.
$>$ Thus keyboard lines are selected one by one through port A and the port B lines are polled continuously till a key closure is sensed.
$>$ Then routine DEBOUNCE is called for debouncing.
$>$ The key code is decided depending upon the selected row and a low sensed column.
$>$ The higher order lines of port A and port B are left unused.
$>$ The address of port A and port B will be respectively 8000 H and 8002 H while the address of CWR will be 8006 H .


## Flow chart:



Check 1: whether any key is pressed or not?

1. Make all column lines zero by sending low on all output lines. This activates all keys in the keyboard matrix.
2. Read the status of return lines. If status of all lines is logic high, key is not pressed; otherwise pressed.

## Check 2:

1. Activate keys from any one column by making any one column line zero.
2. Read the status of return lines. The zero on any return line indicates key is pressed from the corresponding row and selected column.
3. Activate the keys from next column and repeat 2 and 3 for all columns.

## Program:

ASSUME CS: CODE
CODE SEGMENT
START: MOV AL, 82H ; Load CWR with
MOV DX, 8006H ; control word
OUT DX, AL ; required
MOV BL, OOH ; Initialize BL for key code
XOR AX, AX ; Clear all flags
MOV DX, 8000H ; Port Address in AX
OUT DX, AL ; Ground all rows
ADD DX, 02 ; Port B address in DX
WAIT: IN AL, DX ; Read all columns
AND AL, OF H ; Mask data lines D7-D4
CMP AL, OF ; any key closed?
JZ WAIT ; if not, wait till key
CALL DEBOUNCE ; closure else wait for 10 ms
MOV AL, F7 H ; Load data byte to ground
MOV BH, 04 H ; a row and set row counter
NXTROW: ROL AL, 01 H ; rotate AL to ground next row
MOV CH, AL ; save data byte to ground next row
SUB DX, 02 ; output Port address is in DX
OUT DX, AL ; ground one of the rows
ADD DX, 02 ; input port address is in DX
IN AL, DX ; read input for key closure
AND AL, OF H ; mask D4-D7
MOV CL, 04 H ; set column counter
NXTCOL: ROR AL, 01 ; move D0 in CF
JNC CODEKY ; key closure is found, if $\mathrm{CF}=0$
INC BL ; increment BL for next binary key code
DEC CL ; decrement column counter, if no key closure found
JNZ NXTCOL ; check for key closure key in next column
MOV AL, CH ; load data byte to ground next row
DEC BH ; if no key closure found in column get ready to ground next row
JNZ NXTROW ; go back to ground next row
JMP WAIT ; jump back to check for key closure again
CODEKY: MOV AL, BL ; key code is transferred to AL
MOV AH, 4C H ; return to DOS prompt
INT 21 H

Procedure to generate 10 ms delay at 5 MHz operating frequency

| DEBOUNCE | PROC NEAR |
| :--- | :--- |
|  | MOV CL, OE2 H |
| BACK: | NOP |
|  | DEC CL |
|  | JNZ BACK |
|  | RET |
| DEBOUNCE | ENDP |
| CODE | ENDS |
| END | START |

## Interfacing to Alphanumeric Displays

$>$ Most of the microprocessor controlled instruments and machines need to display letters of the alphabet and numbers to give directions or data values to users.
$>$ This can be displayed using CRT, LED or LCD displays.
$>$ CRT displays are used when a large amount of data is to be displayed.
$>$ In systems where only a small amount of data is to be displayed, simple LED and LCD displays are used.

Interfacing to Seven Segment Displays

$>7$ segment displays are generally used as numerical indicators and consists of a number of LEDs arranged in seven segments.
$>$ Any number between 0-9 can be indicated by lighting the appropriate segments.
$>$ The seven segments are labeled as a-g and dot is labeled as h .
$>$ By forward biasing different LED segments, we can display the digits 0 through 9.
Problem: Interface an 8255 with 8086 at 80 H as an I/O address of port A. interface five 7 segment displays with 8255 . Write a sequence of instructions to display 1, 2, 3, 4 and 5 over five displays continuously as per their positions starting with 1 at the least significant position.
Solution: In this scheme. I/O port A is multiplexed to carry data to all the 7-segment displays. The port B selects one of the displays at a time. The displays used are common anode type.

| Numberto be displayed | $\begin{aligned} & P A 7 \\ & d p \end{aligned}$ | $\begin{gathered} P A_{6} \\ a \end{gathered}$ | $\begin{gathered} P A_{5} \\ b \end{gathered}$ | $\begin{gathered} P A_{4} \\ c \end{gathered}$ | $\begin{array}{r} P A_{3} \\ d \end{array}$ | $P A_{2}$ | $\begin{gathered} P A_{7} \\ f \end{gathered}$ | $\begin{gathered} P A_{o} \\ g \end{gathered}$ | Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | CF |
| 2 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 92 |
| 3 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 86 |
| 4 | 1 | 1 | 0 | 0 | $\cdots 1$ | 1 | 0 | 0 | CC |
| 5 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | A4 |

All these codes, decided above, are stored in a look up table starting at 2000:0000

## Program:

ASSUME CS: CODE
CODE SEGMENT
AGAIN: MOV CL, 05H ; Count for displays
MOV BX, 2000H ; Initialize data segment

MOV DS, BX ; for look up table
MOV CH, 01H ; 1st number to be displayed
MOV AL, 80 H ; Load control word in the
OUT 86H, AL ; CWR
MOV DL, 01H ; Enable code for least significant 7-seg display
NXTDGT: MOV BX, OOOOH
MOV AL, CH
XLAT
; Set pointer to look up table
; First no to display Store number to be displayed in AL
; Find code from look up table
OUT 80H, AL ; Display the code
MOV AL, DL ; Enable the display
OUT 82H, AL;
ROL DL ; Go for selecting next display
INC CH ; Next number to display
DEC CL
JNZ NXTDGT ; Go for next digit display
CODE ENDS


Interfacing to Stepper Motor
$>$ A stepper motor is a device used to obtain an accurate position control of rotating shafts.
$>$ It employs rotation of its shafts in terms of steps, rather than continuous rotation as in case of AC or DC motors.
$>$ To rotate the shafts of the stepper motor, a sequence of pulses is needed to be applied to the windings of the stepper motor in a proper sequence.
$>$ The numbers of pulses required for one complete rotation of the shaft of the stepper motor are equal to its number of internal teeth or its rotor.
$>$ A typical stepper motor may have parameters like torque $3 \mathrm{Kg}-\mathrm{cm}$, operating voltage 12 V , current rating 0.2 A and a step angle $1.8^{0}$, i.e. 200 steps/revolution (number of rotor teeth).
$>$ A simple scheme for rotating the shaft of stepper motor is called a wave scheme.

In this scheme, the windings $W_{a}, W_{b}, W_{c}$ and $W d$ are applied with required voltage pulses, in a cyclic fashion.

| Morion | Step | A | B | c | D |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clockwise | 1 | 1 | 0 | 0 | 0 |
|  | 2 | 0 | 1 | 0 | 0 0 |
|  | 3 | 0 | 0 | 1 | O |
|  | 4 | 0 | 0 | 0 | 1 1 |
|  | 5 | 1 | 0 | 0 | 0 |
| Anticlockwise | 1 | 1 | 0 | 0 | O-20]s |
|  | 2 | 0 | 0 | 0 | 1 |
|  | 3 | 0 | 0 | 1 | 0 |
|  | $4$ | 0 | 1 | 0 | $0$ |
|  | 5 | 1 | 0 | 0 | 0 边 |

Problem: Design a stepper motor controller and write an ALP to rotate shaft of 4-phase stepper motor:
a. In clock wise 5 rotations
b. In anticlockwise 5 rotations

The 8255 port A address is 0740 H . The stepper motor has 200 rotor teeth. The port A bit $\mathrm{PA}_{0}$ drives winding $\mathrm{Wa}, \mathrm{PA}_{1}$ drives Wb and so on. The stepper motor has an inertial delay of 10 ms . Assume that the routine for this delay is already available.
Solution: The stepper motor connections for all the four windings are


Program:
ASSUME CS: CODE
CODE SEGMENT
START: MOV AL, 80H
OUT CWR, AL
MOV AL, 88H ; Bit pattern 10001000 to start the sequence of excitation from $\mathrm{W}_{\mathrm{a}}$.
MOV CX, 1000 ; for clockwise rotations the count is $200 * 5=1000$
AGAIN1: OUT PORTA, AL
CALL DELAY ; Excite $\mathrm{W}_{\mathrm{a}}, \mathrm{W}_{\mathrm{b}}, \mathrm{W}_{\mathrm{c}}, \mathrm{W}_{\mathrm{d}}$ in sequence with delay.
ROL AL, 01
DEC CX
JNZ AGAIN1 ; Excite till count=0
MOV AL, 88H ; Bit pattern to excite $\mathrm{W}_{\mathrm{a}}$
MOVCX, 1000 ; count for 5 rotations
AGAIN2: OUT PORTA, AL ; excite $\mathrm{W}_{\mathrm{a}}, \mathrm{W}_{\mathrm{b}}, \mathrm{W}_{\mathrm{c}}, \mathrm{W}_{\mathrm{d}}$
CALL DELAY ; Wait
ROR AL, 01 ; anticlockwise

DEC CX
JNZ AGAIN2
MOV AH, 4CH
INT 21H
CODE
ENDS
END
START

## Interfacing to A/D Converter

A general algorithm for ADC interfacing contains:

1. Ensure the stability of analog input applied to the ADC
2. Issue start of conversion (SOC) pulse to ADC
3. Read end of conversion (EOC) signal to mark the end of conversion process
4. Read digital data output of the ADC as equivalent digital output

It may be noted that the analog input voltage must be a constant at the input of the ADC right from the beginning to end of the conversion to get correct results.

## ADC 0808/0809

The analog to digital converter chips 0808 and 0809 are 8 -bit CMOS, successive approximation converters.
> These converters internally have 3:8 analog multiplexer so that at a time eight different analog inputs can be connected to chip.
$>$ Out of these eight inputs only one can be selected for conversion using address lines ADD A, ADD B and ADD C

> These are unipolar analog to digital converters, i.e. they are able to convert only positive analog input voltages to their digital equivalents.


Problem: Interface ADC 0808 with 8086 using 8255 ports. Use port A of 8255 for transferring digital data output of ADC to the CPU and port C for control signals. Assume that an analog input is present at $1 / P_{2}$ of the ADC and a clock input of suitable frequency is available for ADC. Draw the schematic and write required ALP.

Solution:

$>$ The analog input $\mathrm{I} / \mathrm{P}_{2}$ is used and therefore address pins $\mathrm{A}, \mathrm{B}, \mathrm{C}$ should be 010 respectively to select $\mathrm{I} / \mathrm{P}_{2}$.
$>$ The OE and ALE pins are already kept at +5 V to select the ADC and enable the outputs.
$\rightarrow$ Port C upper acts as the input port to receive the EOC signal while port C lower acts as output port to send SOC to the ADC.
> Port A acts as a 8-bit input data port to receive the digital data output from the ADC.

## Program:

ASSUME CS: CODE
CODE SEGMENT
START: MOV AL, 98H
; Initialize 8255
OUT CWR, AL
MOV AL, 02H ; Select I/P ${ }_{2}$
OUT PORT B, AL ; analog input
MOV AL, OOH ; Give start of conversion
OUT PORT C, AL ; pulse to the ADC
MOV AL, 01H
OUT PORTC, AL
MOV AL, OOH
OUT PORT C, AL

```
WAIT: IN AL, PORT C
    RCL
    ; Check EOC by
    ; reading port C upper and
    JNC WAIT ; rotating through carry
    IN AL, PORT A ; If EOC, read digital equivalent in AL
    HLT ; Stop
CODE ENDS
END START
```


## Interfacing to D/A Converters

> The digital to analog converters converts binary numbers into their corresponding analog equivalent voltages.
$>$ The DAC find applications in areas like digitally controlled gains, motor speed controls, programmable gain amplifiers etc.
$>$ The DAC 0800 is a monolithic 8-bit DAC manufactured by National Semiconductor.


Problem: Write an ALP to generate a triangular wave of frequency 500 Hz using the DAC 0800 interfacing. The 8086 system operates at 8 MHz the amplitude of the triangular wave should be +5 V .

## Solution:



Interfacing DAC0800 with 8086
> The $\mathrm{V}_{\text {reft }}$ should be tied to +5 V to generate a wave of +5 V amplitude.
$>$ The required frequency of the output is 500 Hz i.e. the period is 2 ms .
> Assuming the wave to be generated is symmetric; the waveform will rise for 1 ms and fall for 1 ms . This will be repeated continuously.

## Program:

ASSUME CS: CODE
CODE SEGMENT
START: MOV AL, 80H ; Initialize 8255 Ports suitably
OUT CWR, AL
MOV AL, OOH ; Start raising ramp from OV by sending 00h to DAC
BACK: OUT PORT A , AL
INC AL ; Increment ramp till 5V i.e. FFH
CMP AL, FF H
JB BACK ; if it is FFH then
BACK1: OUT PORT A, AL ; Output it and start the falling
DEC AL ; ramp by decrementing the
CMP AL, 00 H ; counter till it reaches
JA BACK1 ; zero then start again
JMP BACK ; for the next cycle

| CODE | ENDS |
| :--- | :--- |
| END | START |

