

About This Presentation


This slide show was first developed as a keynote talk for remote delivery at CSICC-2016, Computer Society of Iran Computer Conference, held in Tehran on March 8-10. The talk was presented at a special session on March 9, 11:30 AM to 12:30 PM Tehran time (12:00-1:00 AM PST). All rights reserved for the author. ©2016 Behrooz Parhami

Edition	Released	Revised	Revised	Revised
First	March 2016			





Some of the material in this talk come from, or will appear in updated versions of, my two computer architecture textbooks




BEHROOZ PARHAMI

Plenum Series in Computer Science

Introduction to Parallel Processing

Algorithms and Architectures



Behrooz Parhami

Mar. 2016



Seven Key Ideas in Computer Architecture



Seven Key Ideas in Computer Architecture, from Seven Decades of Innovation

Computer architecture became an established discipline when the stored-program concept was incorporated into bare-bones computers of the 1940s. Since then, the field has seen multiple minor and major innovations in each decade. I will present my pick of the most important innovation in each of the seven decades, from the 1940s to the 2000s, and show how these ideas, when connected to each other and allowed to interact and cross-fertilize, led to the phenomenal growth of computer performance, now approaching exa-op/s (billion billion operations per second) level, as well as to ultra-low-energy and single-chip systems. I will also highlight developments in the current decade which are candidates for the most important idea of the 2010s.

Mar. 2016



Seven Key Ideas in Computer Architecture





هفت مفهوم کلیدی در معماری کامپیوتر، حاصلِ هفت دهه نو اوری رشته ی معماری کامپیوتر با پذیرش و کاربردِ مفهوم برنامه ی ذخیره شده در دهه ی ۱۹۴۰ پایه گذاری شد. از آن هنگام تا کنون، هر دهه شامل چند نو آوری کوچک و بزرگ بوده است. در این سخنرانی، من نو آوری برگزيده ی خود را برای هر يک از هفت دهه ې ۲۰۰۰-۱۹۴۰ مطرح میکنم و نشان می دهم که چگونه روابط و کنش ها بین این مفاهیم ما را به مرز کار آیی در حد میلیارد میلیارد عمل محاسباتی در ثانیه رسانده و ساختِ سیستمهای فوق کم انرژی و تک تراشه را ممکن ساخته است. در پایان، چند نو آوری دهه ی جاری را، که می توانند نامزد انتخاب به عنوان مفهوم برگزیده برای دهه ی ۲۰۱۰ باشند، بر می شمارم.

Seven Key Ideas in Computer Architecture




Background: 1820s-1930s





Program (Instructions) Data (Variable values)



Mar. 2016




Seven Key Ideas in Computer Architecture



Difference Engine: Fixed Program



Babbage's Difference Engine 2



2nd-degree polynomial evaluation Babbage used 7th-degree f(x)


Mar. 2016



Seven Key Ideas in Computer Architecture



Analytical Engine: Programmable



8 s	Q				Data					
Number of Operation	Nature of Operation	Variables acted upon	Variables receiving results	Indication of change in the value on any Variable	Statement of Results	V.0001	1V1 00 2 2	1V, 0004	\$.0000	\$0000
Nu	å	34		121-12		1	2	ĸ	Ш	-
1	×	$v_{V_2} \times v_{V_3}$	1V4, 1V6, 1V6	$ \left\{ \begin{matrix} {}^{2}V_{3} & = {}^{3}V_{3} \\ {}^{2}V_{3} & = {}^{2}V_{3} \\ {}^{2}V_{4} & = {}^{2}V_{4} \\ {}^{3}V_{4} & = {}^{2}V_{1} \\ {}^{3}V_{4} & = {}^{2}V_{1} \end{matrix} \right\} $	= 2n		2	л	21	21
2	-	$V_4 = V_1$	*V	$\left\{ \begin{array}{l} {}^{2}\mathbf{V}_{4} = {}^{2}\mathbf{V}_{4} \\ {}^{3}\mathbf{V}_{4} = {}^{2}\mathbf{V}_{4} \end{array} \right\}$	2n 1	1		S222	2#-	
3	+	$^{1}V_{6} + ^{1}V_{1}$	²V4	TV = W	$= 2n + 1 \dots \dots$	E				2/1-1-
4	÷	*V. + *V.	¹ Ψ ₁ ,	VI MOVI S	$-\frac{2n-1}{2n+1}\ldots\ldots\ldots\ldots$		- 64	300	0	0
5	÷	$vV_{11} + vV_{4}$	*V11	$\left\{ {}^{1}V_{11} = {}^{2}V_{11} \\ {}^{1}V_{11} = {}^{1}V_{11} \\ {$	$=\frac{1}{2}\cdot\frac{2n-1}{2n+1}\cdot\cdots\cdot\cdots\cdot\cdots\cdot\cdots\cdot\cdots$		2	1995	345	
6	-	°V13 - 3V11	•V1+	$\left\{ {}^{2}V_{11} = {}^{0}V_{11} \\ {}^{0}V_{11} = {}^{1}V_{11} \right\}$	$= -\frac{1}{2} \cdot \frac{2n-1}{2n+1} = \Lambda_0 \cdot \dots \cdot \dots$				355	
7	-	$V_1 - V_1$	W10	$ \begin{cases} {}^{2}\mathbf{V}_{11} = {}^{9}\mathbf{V}_{13} \\ {}^{9}\mathbf{V}_{13} = {}^{1}\mathbf{V}_{13} \\ {}^{1}\mathbf{V}_{3} = {}^{2}\mathbf{V}_{3} \\ {}^{1}\mathbf{V}_{3} = {}^{2}\mathbf{V}_{3} \\ {}^{1}\mathbf{V}_{3} = {}^{2}\mathbf{V}_{1} \end{cases} \end{cases} $	$= n - 1 (= 3) \dots \dots \dots \dots$	1	444	#	7964	-
8	+	•V, + •V,	w,		= 2÷0 = 2		2	1000		
9	÷	V. ÷V.	۶V11	$ \left\{ \begin{smallmatrix} \mathbf{v}_{1} & \mathbf{v}_{1} \\ \mathbf{v}_{1} & \mathbf{v}_{1} \\ \mathbf{v}_{11} & \mathbf{v}_{11} \end{smallmatrix} \right\} $	$=\frac{2n}{2}=\mathbf{A_1}$					
10	×	W., x W.,	»V18	$ \begin{cases} {}^{i}\nabla_{i1} = {}^{i}\nabla_{i1} \\ {}^{i}\nabla_{i1} = {}^{i}\nabla_{i1} \\ {}^{i}\nabla_{i1} = {}^{i}\nabla_{i1} \end{cases} $	$= \begin{array}{c} 2\\ B_1 \cdot \frac{2n}{2} = B_1 A_1 \dots \dots \\ 1 2n-1 \qquad 2n \end{array}$			-	1124	
11		"V11+"V15		$\begin{cases} V_{11} = V_{11} \\ \int V_{12} = V_{12} \end{cases}$	$= -\frac{1}{2} \cdot \frac{2n-1}{2n+1} + B_1 \cdot \frac{2n}{2} \cdot \dots \cdot \cdot$					
12		$V_{10} = V_1$	² V ₁₀	$ \begin{cases} {}^{1}V_{12} = {}^{9}V_{12} \\ {}^{1}V_{13} = {}^{1}V_{13} \\ \\ {}^{1}V_{10} = {}^{2}V_{10} \\ {}^{1}V_{1} = {}^{1}V_{1} \\ \end{cases} $	$2 2n+1 2 2n = n-2(=2) \dots \dots$	1		8759 1389	395 1110	
13 (r-	$V_t - V_1$	۰ _V ،	$ \begin{cases} {}^{4}V_{4} = {}^{2}V_{4} \\ {}^{4}V_{3} = {}^{2}V_{1} \\ {}^{4}V_{3} = {}^{2}V_{1} \end{cases} $	= 2n-1	1			300	
14	4	₩V, + ¹ V?	W	$\left\{ \begin{array}{c} V_{1}^{1} = V_{1}^{1} \\ V_{2}^{1} = V_{1}^{1} \\ V_{2} = V_{1}^{1} \end{array} \right\}$	= 2+1 = 3	1	1.01		2.22	
15	Ś÷	Ve ÷V7	۳V4	$ \begin{cases} {}^{i}\nabla_{3} = {}^{i}\nabla_{1} \\ {}^{i}\nabla_{3} = {}^{i}\nabla_{2} \\ {}^{i}\nabla_{3} = {}^{i}\nabla_{6} \\ {}^{2}\nabla_{7} = {}^{i}\nabla_{7} \end{cases} $	$=\frac{2\pi-1}{2}$		- 0.0			
16	(x	"V ₈ × "V ₁₁	«V11	$\left\{ \begin{array}{c} {}^{1}\mathbf{V}_{\theta} = {}^{0}\mathbf{V}_{\theta} \end{array} \right\}$	$=\frac{2\pi}{2}\cdot\frac{2\pi-1}{3}\cdot\cdots\cdots\cdot\cdots\cdot$					
17	1-	•V• − ¹ V ₁	*V	$ \begin{cases} {}^{4}V_{12} = {}^{4}V_{12} \\ {}^{4}V_{6} = {}^{4}V_{4} \\ {}^{3}V_{1} = {}^{1}V_{1} \\ {}^{2}V_{7} = {}^{2}V_{7} \\ {}^{3}V_{1} = {}^{4}V_{1} \\ {}^{2}V_{2} = {}^{2}V_{2} \end{cases} $	$= 2n-2 \dots \dots$	1				
18	4	v ₁ + v,	۷,	$\left\{\begin{array}{c} \mathbf{v}_{1}^{1} = \mathbf{v}_{1}^{1} \\ \mathbf{v}_{7}^{1} = \mathbf{v}_{7}^{1} \\ \mathbf{v}_{7}^{1} = \mathbf{v}_{7}^{1} \\ \mathbf{v}_{7}^{1} = \mathbf{v}_{7}^{1} \end{array}\right\}$	= 3+1 = 4	I.			1228	
19	{ +	×Ve ÷×V,	w,	$\left\{ \begin{matrix} {}^{3}V_{4} \\ {}^{3}V_{7} \end{matrix} = \begin{matrix} {}^{3}V_{4} \\ {}^{3}V_{7} \end{matrix} = \begin{matrix} {}^{3}V_{7} \end{matrix} \right\}$	$=\frac{2n-2}{4}$				m	ā
20	×	¹ V, × ⁴ V,1	*V	$\left\{\begin{smallmatrix} {}^{0}V_{\bullet} = {}^{0}V_{\bullet} \\ {}^{0}V_{\bullet} = {}^{0}V_{\bullet} \end{smallmatrix}\right\}$	$=\frac{2n}{2}\cdot\frac{2n-1}{3}\cdot\frac{2n-2}{4}=A_{3}\cdot\dots$					121
21	×	Wm× Wm	°V.,	$\left\{ {}^{i}V_{ii} = {}^{i}V_{ii} \right\}$	$= B_{a} \cdot \frac{2\pi}{2} \cdot \frac{2\pi - 1}{3} \cdot \frac{2\pi - 2}{3} = B_{a} A_{a}$					26
22	1.00	*V12+*V13	»V ₁₀	$\begin{cases} {}^{1}V_{12} = {}^{9}V_{12} \\ {}^{2}V_{12} = {}^{9}V_{12} \\ {}^{2}V_{12} = {}^{3}V_{12} \end{cases}$	$= A_0 + B_1 A_1 + B_2 A_3 + \dots \dots$					
23	-	¹ V ₁₀ - ¹ V ₁	*V.0	$ \begin{cases} {}^{3}V_{12} = {}^{1}V_{12} \\ {}^{4}V_{12} = {}^{3}V_{12} \\ {}^{4}V_{12} = {}^{9}V_{12} \\ {}^{4}V_{12} = {}^{9}V_{12} \\ {}^{2}V_{12} = {}^{4}V_{12} \\ {}^{2}V_{13} = {}^{4}V_{12} \\ {}^{2}V_{1} = {}^{4}V_{1} \end{cases} $	= n-3(=1)	1		\$2.5	ļ	1658
						н	lere fo	llows	a rep	etitio
24	+	*V ₁₈ ÷ *V ₈₄	³ V ₃₄	$\begin{cases} {}^{4}V_{13} = {}^{0}V_{13} \\ {}^{6}V_{14} = {}^{1}V_{14} \\ {}^{1}V_{14} = {}^{1}V_{14} \end{cases}$	B ₇			572		1333
	8	157 . 157	197	$\begin{bmatrix} {}^{1}V_{1} = {}^{1}V_{1} \\ {}^{1}V_{1} = {}^{1}V_{3} \end{bmatrix}$	= n+1 = 4+1 = 5	1	- 202	n + 1		3.0



Ada Lovelace, world's first programmer

Sample program >

Mar. 2016




Seven Key Ideas in Computer Architecture



by a Variable-card. by a Variable-card.

Electromechanical and Plug-Programmable Computing Machines



Mar. 2016



Seven Key Ideas in Computer Architecture



Slide 9

0, 0, 0,

The Seven Key Ideas

2000s GPUs 1990s FPGAs

1980s Pipelining

1970s Cache memory

1960s Parallel processing

1950s Microprogramming


1940s Stored program

0101101001

1940s: Stored Program

Exactly who came up with the stored-program concept is unclear

Legally, John Vincent Atanasoff is designated as inventor, but many others deserve to share the credit




Babbage



Eckert





Mauchly



Atanasoff




von Neumann

Seven Key Ideas in Computer Architecture

Foreword by **DOUGLAS HOFSTADTER** author of the Politer prize-winning *Gödel, Escher, Bach: An Eternal Golden Braid*

ALICE ROWE BURKS



THE COMPUTER?

THE LEGAL BATTLE THAT CHANGED COMPUTING HISTORY



First Stored-Program Computer

Manchester Small-Scale Experimental Machine

Ran a stored program on June 21, 1948 (Its successor, Manchester Mark 1, operational in April 1949)

EDSAC (Cambridge University; Wilkes et al.) Fully operational on May 6, 1949

EDVAC (IAS, Princeton University; von Neumann et al.) Conceived in 1945 but not delivered until August 1949

BINAC (Binary Automatic Computer, Eckert & Mauchly) Delivered on August 22, 1949, but did not function correctly


Source: Wikipedia



Seven Key Ideas in Computer Architecture




von Neumann vs. Harvard Architecture



von Neumann architecture (unified memory for code & data)

Programs can be modified like data More efficient use of memory space



Harvard architecture (separate memories for code & data)

Better protection of programs Higher aggregate memory bandwidth Memory optimization for access type

Mar. 2016




Seven Key Ideas in Computer Architecture



1950s: Microprogramming

Traditional control unit design (multicycle): Specify which control signals are to be asserted in each cycle and synthesize




Seven Key Ideas in Computer Architecture

Mar. 2016



The Birth of Microprogramming

The control state machine resembles a program (microprogram) comprised of instructions (microinstructions) and sequencing




Seven Key Ideas in Computer Architecture




Microprogramming Implementation

Each microinstruction controls the data path for one clock cycle



1960s: Parallel Processing

Associative (content-addressed) memories and other forms of parallelism (compute-I/O overlap, functional parallelism) had been in existence since the 1940s



Highly parallel machine, proposed by Daniel Slotnick in 1964, later morphed into ILLIAC IV in 1968 (operational in 1975)

Michael J. Flynn devised his now-famous 4-way taxonomy (SISD, SIMD, MISD, MIMD) in 1966 and Amdahl formulated his speed-up law and rules for system balance in 1967

Mar. 2016



Seven Key Ideas in Computer Architecture



The ILLIAC IV Concept: SIMD Parallelism


Common control unit fetches and decodes instructions, broadcasting the control signals to all PEs

Each PE executes or ignores the instruction based on local, datadependent conditions


The interprocessor routing network is only partially shown








Various Forms of MIMD Parallelism




Warehouse-Sized Data Centers



Top 500 Supercomputers in the World 10 EFlop/s 1 EFlop/s * Aurora Summit 100 PFlop/s Sum 10 PFlop/s 1 PFlop/s #1 100 TFlop/s 10 TFlop/s #500 1 TFlop/s 100 GFlop/s 10 GFlop/s 1 GFlop/s 100 MFlop/s 1995 2000 2005 2010 2015 2020 Winter 2016 Parallel Processing, Fundamental Concepts Slide 21

The Shrinking Supercomputer





Seven Key Ideas in Computer Architecture



1970s: Cache Memory


First paper on "buffer" memory: Maurice Wilkes, 1965

First implementation of a general cache memory: IBM 360 Model 85 (J. S. Liptay; *IBM Systems J.*, 1968)

Broad understanding, varied implementations, and studies of optimization and performance issues in the 1970s

Modern cache implementations

- Harvard arch for L1 cashes
- von Neumann arch higher up
- Many other caches in system besides processor cashes



Mar. 2016




Seven Key Ideas in Computer Architecture




Memory Hierarchy

Hierarchical memory provides the illusion that high speed and large size are achieved simultaneously



Hit/Miss Rate, and Effective Cycle Time



Go to main 1 - h of the time (say, cache miss rate of 2%)

One level of cache with hit rate h

$$C_{\text{eff}} = hC_{\text{fast}} + (1-h)(C_{\text{slow}} + C_{\text{fast}}) = C_{\text{fast}} + (1-h)C_{\text{slow}}$$


Nov. 2014



Computer Architecture, Memory System Design




The Locality Principle




Computer Architecture, Memory System Design







Translation Lookaside Buffer



Virtual-to-physical address translation by a TLB and how the resulting physical address is used to access the cache memory.


Nov. 2014



Computer Architecture, Memory System Design




Disk Caching and Other Applications



Web caching

- Client-side caching
- Caching within the cloud
- Server-side caching



Seven Key Ideas in Computer Architecture



Slide 29

Mar. 2016




1980s: Pipelining


An important form of parallelism that is given its own name Used from early days of digital circuits in various forms

а $\frac{(a+b)cd}{a-f}$ Х С ►Z Х d е Latch positions in a four-stage pipeline ╋ Х Time Output Х available t = 0١ **Pipelining period** Latency Mar. 2016 Seven Key Ideas in Computer Architecture Slide 30

Vector Processor Implementation



Overlapped Load/Store and Computation



Vector processing via segmented load/store of vectors in registers in a double-buffering scheme. Solid (dashed) lines show data flow in the current (next) segment.


Mar. 2016



Seven Key Ideas in Computer Architecture



Simple Instruction-Execution Pipeline



Nov. 2014




Computer Architecture, Data Path and Control



Pipeline Stalls or Bubbles

Data dependency and its possible resolution via forwarding






Computer Architecture, Data Path and Control



Problems Arising from Deeper Pipelines



Forwarding more complex and not always workable Interlocking/stalling mechanisms needed to prevent errors


Nov. 2014



Computer Architecture, Data Path and Control



Branching and Other Complex Pipelines



Front end: Instr. issue: Write-back: Commit: In-order or out-of-order In-order or out-of-order In-order or out-of-order In-order or out-of-order

The more OoO stages, the higher the complexity

Nov. 2014




Computer Architecture, Data Path and Control



1990s: FPGAs

Programmable logic arrays were developed in the 1970s

- PLAs provided cost-effective and flexible replacements for random logic or ROM/PROM
- The related programmable array logic devices came later
- PALs were less flexible than PLAs, but more cost-effective




Why FPGA Represents a Paradigm Shift

Modern FPGAs can implement any functionality

Initially used only for prototyping

Even a complete CPU needs a small fraction of an **FPGA's resources**

FPGAs come with multipliers and IP cores (CPUs/SPs)



Mar. 2016



Seven Key Ideas in Computer Architecture

FPGAs Are Everywhere

Applications are found in virtually all industry segments:

Aerospace and defense Medical electronics Automotive control Software-defined radio Encoding and decoding






Mar. 2016



Seven Key Ideas in Computer Architecture



Example: Bit-Serial 2nd-Order Digital Filter



Computer Arithmetic, Implementation Topics

May 2010



2000s: GPUs

Simple graphics and signal processing units were used since the 1970s

In the early 2000s, the two major players, ATI and Nvidia, produced powerful chips to improve the speed of shading

In the late 2000s, GPGPUs (extended stream processors) emerged and were used in lieu of, or in conjunction with, CPUs in high-performance supercomputers

GPUs are faster and more power-efficient than CPUs.

GPUs use a mixture of parallel processing and functional specialization to achieve super-high performance



Seven Key Ideas in Computer Architecture




CPU vs. GPU Organization

Small number of powerful cores versus

Very large number of simple stream processors

Demo (analogy for MPP): https://www.youtube.com/watch?v=fKK933KK6Gg



Mar. 2016




Seven Key Ideas in Computer Architecture



CPU vs. GPU Performance

Peak performance (GFLOPS) and peak data rate (GB/s)



General-Purpose Computing on GPUs

Suitable for numerically intensive matrix computations

First application to run faster on a GPU was LU factorization

Users can ignore GPU features and focus on problem solving

- Nvidia CUDA Programming System
- Matlab Parallel Computing Toolbox
- C++ Accelerated Massive Parallelism

Many vendors now give users direct access to GPU features



Example system (Titan): Cray XK7 at DOE's Oak Ridge Nat'l Lab used more than ¼ M Nvidia K20x cores to accelerate computations (energy-efficient: 2+ gigaflops/W)

Mar. 2016



Seven Key Ideas in Computer Architecture



The Seven Key Ideas

1980s Pipelining

1970s Cache memory

1960s Parallel processing

1950s Microprogramming

1940s Stored program

Design advances Performance improvements

Innovations for Improved Performance

(Parhami: Computer Architecture, 2005)

Computer performance grew by a factor of about 10000 between 1980 and 2000 100 due to faster technology 100 due to better architecture


Available computing power ca. 2000: **GFLOPS** on desktop **TFLOPS** in supercomputer center PFLOPS on drawing board

	Architectural method	<u>mprovement facto</u>	<u>r</u>			
pő (1. Pipelining (and superpipe	lining) 3-8 √				
Established methods	2. Cache memory, 2-3 levels	2-5 √	revious			
	3. RISC and related ideas	2-3 √	evi			
	4. Multiple instruction issue (su	uperscalar) 2-3 🗸	ġ, Ţ Ţ			
	5. ISA extensions (e.g., for mu	ltimedia) 1-3 v				
	6. Multithreading (super-, hype	er-) 2-5?				
er ods	7. Speculation and value prediction		t <			
Newer methods	8 Hardware acceleration [e.	g., GPU] 2-10 ?				
Z	9. Vector and array processing	2-10 ?				
10. Parallel/distributed computing 2-1000s?						
		-				
Mar. 2016	Seven Key Ideas in Compute	er Architecture	Slide 46			

Seven Key Ideas in Computer Architecture



Shares of Technology and Architecture in Processor Performance Improvement



Winter 2016 UCSB

Parallel Processing, Fundamental Concepts



2010s and Beyond: Looking Ahead

Design improvements

- Adaptation and self-optimization (learning)
- Security (hardware-implemented)
- Reliability via redundancy and self-repair
- Logic-in-memory designs (memory wall)
- Mixed analog/digital design style


Performance improvements

- Revolutionary new technologies
- New computational paradigms
- Brain-inspired and biological computing
- Speculation and value prediction
- Better performance per watt (power wall)











We Need More than Sheer Performance

Environmentally responsible design

Reusable designs, parts, and material

Power efficiency

Starting publication in 2016: IEEE Transactions on Sustainable Computing







Seven Key Ideas in Computer Architecture







Trends in Processor Chip Density, Performance, Clock Speed, Power, and Number of Cores




NRC Report (2011): The Future of Computing Performance: Game Over or Next Level?



Parallel Processing, Fundamental Concepts



Peak Performance of Supercomputers



The Quest for Higher Performance

Top Three Supercomputers in November 2012 (http://www.top500.org)

1. Cray Titan	2. IBM Sequoia	3. Fujitsu K Computer
ORNL, Tennessee	LLNL, California	RIKEN AICS, Japan
XK7 architecture	Blue Gene/Q arch	RIKEN architecture
560,640 cores, 710 TB, Cray Linux	1,572,864 cores, 1573 TB, Linux	705,024 cores, 1410 TB, Linux
Cray Gemini interconn't	Custom interconnect	Tofu interconnect
17.6/27.1 PFLOPS*	16.3/20.1 PFLOPS*	10.5/11.3 PFLOPS*
AMD Opteron, 16-core, 2.2 GHz, NVIDIA K20x	Power BQC, 16-core, 1.6 GHz	SPARC64 VIIIfx, 2.0 GHz
8.2 MW power	7.9 MW power	12.7 MW power


* max/peak performance In the top 10, IBM also holds ranks 4-7 and 9-10. Dell and NUDT (China) hold ranks 7-8.

Winter 2016 UCSB

Parallel Processing, Fundamental Concepts



The Flynn/Johnson Classification








Seven Key Ideas in Computer Architecture




Shared-Control Systems




MIMD Architectures

Control parallelism: executing several instruction streams in parallel


GMSV: Shared global memory – symmetric multiprocessors DMSV: Shared distributed memory – asymmetric multiprocessors DMMP: Message passing – multicomputers




Past and Current Performance Trends



Energy Consumption is Getting out of Hand



Amdahl's Law





Parallel Processing, Fundamental Concepts



Amdahl's System Balance Rules of Thumb

The need for high-capacity, high-throughput secondary (disk) memory

Processor speed	RAM size	Disk I/O rate	Number of disks	Disk capacity	Number of disks	
1 GIPS	1 GB	100 MB/s	1	100 GB	1	
1 TIPS	1 TB	100 GB/s	1000	100 TB	100	
1 PIPS	1 PB	100 TB/s	1 Million	100 PB	100 000	
1 EIPS	1 EB	100 PB/s	1 Billion	100 EB	100 Million	
G Giga T Tera 1 RAM byte 1 I/O bit per sec 100 disk bytes for each IPS for each IPS for each RAM byte E Exa						
Oct. 2015	CSB	Part IV – Erro	rs: Informational Disto	rtions	Slide 61	



Design Space for Superscalar Pipelines

Front end: Instr. issue: Writeback: Commit: In-order or out-of-order In-order or out-of-order In-order or out-of-order In-order or out-of-order

The more OoO stages, the higher the complexity

External Interface

TLB

Address

Onene

Integer

Oueue

FP

Oueu

DIS

ags

Data

Grad

Unit

Register

Rename

Instruction

Cache

addi

FP

Mult

Free

Example of complexity due to out-of-order processing: MIPS R10000

Control Logic

Source: Ahi, A. et al., "MIPS R10000 Superscalar Microprocessor," *Proc. Hot Chips Conf.*, 1995.

Computer Architecture, Data Path and Control



Slide 62

Intege

Datapa

Ext


Data

Data

Cache

Nov. 2014

Instruction-Level Parallelism



Available instruction-level parallelism and the speedup due to multiple instruction issue in superscalar processors [John91].


Mar. 2016




Seven Key Ideas in Computer Architecture



Speculative Loads








Seven Key Ideas in Computer Architecture



Value Prediction




Value prediction for multiplication or division via a memo table.



Seven Key Ideas in Computer Architecture



Implementing Symmetric Multiprocessors



Very wide, high-bandwidth bus


Structure of a generic bus-based symmetric multiprocessor.



Seven Key Ideas in Computer Architecture



Interconnection Networks



(b) Indirect network

Examples of direct and indirect interconnection networks.





(a) Direct network

Seven Key Ideas in Computer Architecture



Direct Interconnection Networks





(c) Chordal ring

(b) 4D hypercube

(d) Ring of rings

A sampling of common direct interconnection networks. Only routers are shown; a computing node is implicit for each router.


Mar. 2016



Seven Key Ideas in Computer Architecture



Graphic Processors, Network Processors, ...



Simplified block diagram of Toaster2, Cisco Systems' network processor.





Seven Key Ideas in Computer Architecture




Computing in the Cloud

Computational resources, both hardware and software, are provided by, and managed within, the cloud

Users pay a fee for access

Managing / upgrading is much more efficient in large, centralized facilities (warehouse-sized data centers or server farms)



This is a natural continuation of the outsourcing trend for special services, so that companies can focus their energies on their main business

Mar. 2016



Seven Key Ideas in Computer Architecture

