



This work was funded in part by the NASA Electronic Parts and Packaging (NEPP) Program and the Trusted & Assured Microelectronics Program Under Interagency Agreement SAA5-18-4-U28631

Single Event Effects in Field Programmable Gate Array (FPGA) Devices: Update 2020



Melanie Berg⁽¹⁾

Melanie.D.Berg@NASA.gov; Melanie.Berg@SSAIHQ.com

Michael Campola⁽²⁾, Hak Kim⁽¹⁾, Anthony Phan⁽¹⁾

1. SSAI Inc. in support of the NEPP Program and NASA/GSFC

2. NASA Goddard Space Flight Center

Acronym	Definition	
1MB	1 Megabit	
3D	Three Dimensional	
3DIC	Three Dimensional Integrated Circuits	
ACE	Absolute Contacting Encoder	
AHB	Advanced high performance bus	
ADC	Analog to Digital Converter	
AEC	Automotive Electronics Council	
AES	Advanced Encryption Standard	
AMD	Advanced Micro Devices Incorporated	
AMS	Agile Mixed Signal	
ARM	Acorn Reduced Instruction Set Computer Machine	
AXI	Advanced extensible interface	
BGA	Ball Grid Array	
BRAM	Block Random Access Memory	
BTMR	Block triple modular redundancy	
CAN	Controller Area Network	
CBRAM	Conductive Bridging Random Access Memory	
CCC	RTG4 clock conditioning circuit	
CCI	Correct Coding Initiative	
CGA	Column Grid Array	
CMOS	Complementary Metal Oxide Semiconductor	
CN	Xilinx ceramic flip-chip (CF and CN) packages are ceramic column grid array	
	(CCGA) packages	
COTS	Commercial Off The Shelf	
CRC	Cyclic Redundancy Check	
CRÈME	Cosmic Ray Effects on Micro Electronics	
CRÈME MC	Cosmic Ray Effects on Micro Electronics Monte Carlo	
CSE	Crypto Security Engineer	
CU	Control Unit	
DC	Direct current	
DCU	Distributed Control Unit	
DDR	Double Data Rate (DDR3 = Generation 3; DDR4 = Generation 4)	
DFF	Flip-flop	
DMM	Digital Multimeter	
DMA	Direct Memory Access	
DSP	Digital Signal Processing	
DSPI	Dynamic Signal Processing Instrument	
DTMR	Distributed triple modular redundancy	
Dual Ch.	Dual Channel	
DUT	Device under test	
ECC	Error-Correcting Code	
EDAC	Error detection and correction	
EEE	Electrical, Electronic, and Electromechanical	
EMAC	Equipment Monitor And Control	
EMIB	Multi-die Interconnect Bridge	
EPCS	Extended physical coding layer	
ESA	European Space Agency	
eTimers	Event Timers	
ETW	Electronics Technology Workshop	
FCCU	Fluidized Catalytic Cracking Unit	
FeRAM	Ferroelectric Random Access Memory	
FinFET	Fin Field Effect Transistor	
FIR	Finite impulse response filter	
FMC	FPGA Mezzanine Card	
FPGA	Field Programmable Gate Array	
FPU	Floating Point Unit	
FY Gb	Fiscal Year Gigabit	
Gbps	Gigabit per second	
GDPS	Galactic Cosmic Ray	
GEO	geostationary equatorial orbit	
GIC	Global Industry Classification	
GOMACTech	Government Microcircuit Applications and Critical Technology Conference	
GPIO	General purpose input/output	
GPIB	General purpose interface bus	
GFID		
GPU	Graphics Processing Unit	

NASA Glenn Research Center Goddard Space Flight Center

Acronyms

	ACIONYIN		
Acronym	Definition		
GTH/GTY/GTX	Transceiver Type		
GTMR	Global TMR		
HALT	Highly Accelerated Life Test		
HAST	Highly Accelerated Stress Test		
HBM	High Bandwidth Memory		
HDIO	High Density Digital Input/Output		
HDR	High-Dynamic-Range		
HiREV	High Reliability Virtual Electronics Center		
HKMG	high-k metal gate		
HMC	Hybrid Memory Cube		
HPIO	High Performance Input/Output		
HPS	High Pressure Sodium		
HSTL	High speed transceiver logic		
I/F	interface		
I/O	input/output		
I2C	Inter-Integrated Circuit		
i2MOS	Microsemi second generation of Rad-Hard MOSFET		
IC	Integrated Circuit		
I-Cache	independent cache		
JFAC	Joint Federated Assurance Center		
JPEG	Joint Photographic Experts Group		
JTAG	Joint Test Action Group (FPGAs use JTAG to provide		
	access to their programming debug/emulation functions)		
KB	Kilobyte		
L2 Cache	independent caches organized as a hierarchy (L1, L2, etc.)		
LCDT	NEPP low cost digital tester		
LEO	Low Earth Orbit		
LET	Linear energy transfer		
L-mem	Long-Memory		
LP	Low Power		
LUT	Look-up table		
LVCMOS	Low-voltage Complementary Metal Oxide Semiconductor		
LVDS	Low-Voltage Differential Signaling		
LVTTL	Low –voltage transistor-transistor logic		
LTMR	Local triple modular redundancy		
LW HPS	Lightwatt High Pressure Sodium		
M/L BIST	Memory/Logic Built-In Self-Test		
Mil-STD	Military standard		
MAPLD	Military Aerospace Programmable Logic Device		
MFTF	Mean fluence to failure		
μPROM	Micro programmable read-only memory		
μSRAM	Micro SRAM		
Mil/Aero	Military/Aerospace		
MIPI	Mobile Industry Processor Interface		
MMC	MultiMediaCard		
MOSFET	Metal-Oxide-Semiconductor Field-Effect Transistor		
MP	Microprocessor		
MP	Multiport		
MPFE	Multiport Front-End		
MPSoC	Multiprocessor System on a chip		
MPU	Microprocessor Unit		
Msg	message		
MTTF	Mean time to failure		
NAND	Negated AND or NOT AND		
NASA	National Aeronautics and Space Administration		
NEPP	NASA Electronic Parts and Packaging		
NOR	Not OR logic gate		
NV(M)	Non-volatile (memory)		
OCM	On-chip RAM		
OSC-TMR-PLL	Embedded triple modular redundant phase locked loop		
OSC	Oscillator		
OSD	Office of the Secretary of Defense		
PC	Personal Computer		
PCB	Printed Circuit Board		

Acronym PCIe Peripheral Component Interconnect Express PCIe Gen2 Peripheral Component Interconnect Express PCIe Gen2 Peripheral Component Interconnect Express Generation 2 Pconfiguration SEU cross-section of configuration Ptrunctional Jogic SEU cross-section of functional logic PHY Physical layer PLL Phase Locked Loop PLOL Phase Locked Loop PNA Physical Medium Attachment POR Power on reset PPM Parts per million Proc. Processing PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem System SEU cross-section QDR quad data rate QFN Qual Flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Rendom Access Memory RRAM Resistive Random Access Memory RRA Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD-MC Secure Digital SD-MC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event Effect SEF Single event failure SEFI Single event failure SERDES Serial Single Event Functional Interrupt SEL Single event transient SES Serial Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single event Effect SEF Single event Effect SEF Single event Effect SEF Single event failure SERDES Serializer/Genesializer SET Single event transient SEU Single event tr	A	D. F. W.	
PCIE Gen2 Peripheral Component Interconnect Express Generation 2 PCONTIGURATION PUTURCTIONAL SEU Cross-section of configuration PHY Physical layer PLL Phase Locked Loop PLOL Phase Locked Loop PLOL Phase Locked Loop PLOL PMA Physical Medium Attachment POR Power on reset PPM Parts per million Proc. Processing PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem SEU cross-section ODR quad data rate QFN Quad Flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor RAM Reliability and Maintainability RAM Randorn Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single event failure SEF Single event failure SEF Single event failure SEF Single event flacture SEF Single event flacture SEF Single event transient SEU Single event transient SET Single event transient SEU	Acronym	Definition	
Pconfiguration Pfunctional Jogic PSEU cross-section of functional logic PHY PHY Physical Jayer PLL Phase Locked Loop PLOL Phase Locked Loop PLOL Phase Locked Loop PLOL Phase Locked Loop PNA Physical Medium Attachment POR Power on reset PPM Port permillion Proc. Processing PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem System SEU cross-section QDR quad data rate QFN Qual Flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secure Digital SD/eMMC Secure Digital SD/eMMC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event taiture SEFI Single Event Effect SEF Single event taiture SEFI Single event taiture SEFI Single event taiture SEFI Single event transient SEU Single event SEU Single event SEU Single event SEU Single event SEU Sing			
PHUTOIONAL JOBIC SEU cross-section of functional logic PHY Physical layer PLL Phase Locked Loop PLOL Phase Locked Loop poss of lock PMA Physical Medium Attachment POR Power on reset PPM Power or reset PPM Parts per million Proc. Processing Proc. Processing PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem SetU cross-section QDR quad data rate QFN Qualified manufactures list QSPI Serial Quad Input/Output QUAIIFIED ACTION QUAI			
PHY Physical layer PLL Phase Locked Loop PLOL Phase Locked Loop PLOL Phase Locked Loop PLOL Phase Locked Loop PLOL Phase Locked Loop loss of lock PMA Physical Medium Attachment POR Power on reset PPM Parts per million Proc. Processing PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem System SEU cross-section QDR quad data rate QFN Qual Flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory ReRAM Resistive Random Access Memory ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event faiture SEFI Single event faiture SEFI Single event farcthup SERDES Serializer/Geserializer SET Single event transient SEU Single event faiture SEFI Single event faiture SEFI Single event fractional Interrupt SEL Single event fractional Serial Prizipheral Interface SET Single event fractional Interrupt SEL Single event fractional Interrupt SERDES Serial Erzipheral Interface SET Single event fractional Interrupt SERDES Serial Erzipheral Interface SET Single event fractional Interrupt SEL Single event fractional Interrupt SEL Single event fractional Interrupt SEL Single event fractional Interrupt SET Single event			
PLL Phase Locked Loop PLOL Phase Locked Loop loss of lock PMA Physical Medium Attachment POR Power on reset PPM Parts per million Proc. Processing PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem System SEU cross-section QDR quad data rate QFN Quad Flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Renatom Access Memory ReRAM Resistive Random Access Memory ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital embedded MultiMediaCard SD-HC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event tariure SEFI Single event tariure SEFI Single event transient SEU Single event transient SESE Single Event Effect SEF Single event transient SEU Single event transient SEU Single event transient SEU Single event puset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDS Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SPI Serial Peripheral Interface SRIO Serial P	_	-	
PLOL Phase Locked Loop loss of lock PMA Physical Medium Attachment POR Power on reset PPM Parts per million Proc. Processing PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem Quad data rate QFN Quad flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Randorn Access Memory ReRAM Rediation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event failure SEFI Single event failure SERDES Serializer/deserializer SET Single event transient SEU Single event transient SEU Single event transient SES Serializer/deserializer SEFI Single event transient SES Serializer/deserializer SEFI Single event poset SI Silicon SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTIL Sub series terminated logic TBD To Be Determined Temp Temperature The Triple Modular Redundancy T-Sensor Temperature The Triple Modular Redundancy T-Sensor Temperature UltrarRAM Ultra Random Access Memory UNAND Vertical NAND WDT Watchdog Timer WSR Windowed Shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
PMA Physical Medium Attachment POR Power on reset PPM Parts per million Proc. Processing PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem System SEU cross-section QDR quad data rate QFN Quad Flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory ReRAM Resistive Random Access Memory ReRAM Resistive Random Access Memory RRGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 STG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event failure SERDES Serializer/deserializer SET Single event transient SEU Single event transient SESU Single event transient SEU Single event transi	. ==	·	
POR Power on reset PPM Parts per million Proc. Processing PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem System SEU cross-section QDR quad data rate QFN Quad Flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory RRAM Resistive Random Access Memory RRAM Resistor Capacitor R&M Resistor Capacitor R&M Resistor Capacitor R&M Random Access Memory RRAM Resistor Resistor Capacitor RAM Random Access Memory RRAM Resistor Random Access Memory RRAM Resistor Random Access Memory RRAM Resistor Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event failure SEFI Single event failure SEFI Single event transient SEU Single event manual Interrupt SEL Single event manual Interrupt SEL Single event post Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature Temp Temperature Temp Temperature Temp Temperature Temp Temperature Tish Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VinAndow Vertical NAND WDT Watchdog Timer WSR Windowed shift regist			
PPM Parts per million Proc. Processing Proc. Processing PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem System SEU cross-section QDR quad data rate QFN Quad flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory ReRAM Reliability and Maccess Memory ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital embedded MultiMediaCard SD+HC Secure Digital embedded MultiMediaCard SD+HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event transient SEU Single event transient SEU Single event transient SEU Single event transient SEU Single event transient SET Single event transient SEU Single event transient SEU Single event transient SEU Single event transient SEU Single event moductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serial Peripheral Inte	POR	•	
PS-GTR High Speed Bus Interface PSEFI SEU cross-section from single event functional interrupts Psystem System SEU cross-section QDR quad data rate QFN Quad Flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory R&FRAM Reliability and Maintainability RAM Random Access Memory R&FRAM Resistive Random Access Memory R&FRAM Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital High Capacity SD/MMC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event functional Interrupt SEL Single event transient SEU Single event transient SEU Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDS Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TEMC Talwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAAMO Wettical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer	PPM		
PSEFI SEU cross-section from single event functional interrupts Psystem System SEU cross-section QDR quad data rate QFN Quad flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event transient SEU Single event transient SEU Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDS Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serial Redundancy T-Sensor Temperature-Sensor Temperature-Sensor Temperature-Sensor Temperature-Sensor Temperature-Sensor Tempe	Proc.	Processing	
Psystem System SEU cross-section QDR quad data rate QFN Quad Flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory ReRAM Resistive Random Resister	PS-GTR	High Speed Bus Interface	
QDR quad data rate QFN Quad Flat Pack No Lead QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory ReRAM Resistive Random Access Memory ReRAM Resistive Random Access Memory ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Functional Interrupt SEE Single Event Functional Interrupt SEL Single event tailure SEFI Single event transient SEU Single event transient SEU Single event transient SEU Single event poset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serial Periphe	PSEFI	SEU cross-section from single event functional interrupts	
QFN Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory RAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SET Single event transient SEU Single event transient SEU Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMMD Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Pripheral Interface SRIC Single Perenture Temp Temperature ThD+N Total Harmonic Distortion Plus Noise TMR Tiple Modular Redundancy T-Sensor Temperature-Sensor TEMC Talwas Memory Units Redundancy Temperature Ultra RAM Ultra Random Access Memory UART Universal Asynchronous Receiver/Transmitter Ultra RAM Ultra Random Access Memory UART Universal Asynchronous Receiver/Transmitter Ultra RAMO Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer	Psystem	System SEU cross-section	
QML Qualified manufactures list QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory ReRAM Resistive Random Access Memory RGRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single Event functional Interrupt SEL Single event latchup SERDES Serializer/deserializer SET Single event transient SEU Single event transient SEU Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMMS Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Seria Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TEMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAAMU Utra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shirt Resister XAUI Extended 10 Gigabit Ethernet Extended Sublayer			
QSPI Serial Quad Input/Output RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory ReRAM Resistive Random Access Memory ReRAM Resistive Random Access Memory ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single Event Functional Interrupt SEL Single event latchup SERDES Serializer/deserializer SET Single event transient SEU Single event transient SEU Single event poset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serial Peripheral Interface SRIO Serial Peripheral Interface SRIO Serial Peripheral Interface SRIO Serial Peripheral Interface Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAAMU Uttra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended I Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
RC Resistor capacitor R&M Reliability and Maintainability RAM Random Access Memory ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital High Capacity SDHC Secure Digital High Capacity SDHC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event functional Interrupt SEL Single event transient SEU Single event transient SEU Single event upset Si Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Tiple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAAM Urtra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
R&M Reliability and Maintainability RAM Random Access Memory ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event faction SEL Single event transient SEL Single event transient SEU Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serial Peripheral Interface SRIO Seria Peripheral Interface SRIO Seria Peripheral Redundancy Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Tiple Modular Redundancy T-Sensor Temperature-Sensor TEMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface			
RAM Random Access Memory ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event failure SEFI Single event transient SEL Single event transient SEU Single event poset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected them Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TEMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Ethernet Extended Sublayer			
ReRAM Resistive Random Access Memory RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single event Effect SEF Single event failure SEFI Single event failure SEFI Single event failure SERDES Serializer/deserializer SET Single event transient SEU Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Ethernet Extended Sublayer			
RGB Red, Green, and Blue RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital High Capacity SDHC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event functional Interrupt SEL Single event functional Interrupt SEL Single event transient SEU Single event transient SEU Single event transient SEU Silicon SK Hynix SK Hynix Semiconductor Company SMDS Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Tiple Modular Redundancy T-Sensor Temperature-Sensor TEMC Talwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UItra RAAM Utra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer		·	
RH Radiation Hardened RT Radiation Tolerant RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event latchup SEL Single event latchup SEL Single event transient SEL Single event transient SEL Single event transient SEU Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwas Remiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer		•	
RT Radiation Tolerant RTD Representative tactical design RTG4FCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single Event Functional Interrupt SEI Single event latchup SERDES Serializer/deserializer SET Single event transient SEU Single event transient SEU Single event transient SEU Single event poset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected them Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Ethernet Extended Sublayer			
RTD Representative tactical design RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital High Capacity SDHC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event functional Interrupt SEL Single event functional Interrupt SEL Single event transient SEU Single event transient SEU Single event transient SEU Single event proctional SH With Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Tiple Modular Redundancy T-Sensor Temperature-Sensor TEMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UItra Random Access Memory USB UNIVERSE UNIVERS			
RTG4FCCC_0 RTG4 Phase lock loop Core SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event functional Interrupt SEL Single event transient SEL Single event transient SEU Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Tiple Modular Redundancy T-Sensor Temperature-Sensor TEMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAAMU Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
SATA Serial Advanced Technology Attachment SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital Imbedded MultiMediaCard SD-HC Secure Digital Impleded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single Event Functional Interrupt SEFI Single Event Functional Interrupt SEL Single Event Functional Interrupt SEL Single event latchup SERDES Serializer/deserializer SET Single event transient SEU Single event upset Si Si Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected them Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor Temp Temperature-Sensor Temp Temperature-Sensor Temp Temperature-Sensor Temp Temperature-Sensor Temp Ultra Random Access Memory UART Universal Asynchronous Receiver/Transmitter Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface			
SCU Secondary Control Unit SD Secure Digital SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event failure SEFI Single event failure SERDES Serializer/Geserializer SET Single event transient SEU Single event upset SI Silision SK Hynix SK Hynix Semiconductor Company SMDS Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmoric Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Ethernet Extended Sublayer	_		
SD Secure Digital SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event functional Interrupt SEL Single event Interrupt SEL Single event transient SET Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Tiple Modular Redundancy T-Sensor Temperature-Sensor TEMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface			
SD/eMMC Secure Digital embedded MultiMediaCard SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event tachup SERDES Serializer/deserializer SET Single event transient SEU Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TEMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer		•	
SD-HC Secure Digital High Capacity SDM Spatial-Division-Multiplexing SEE Single Event Effect SEF Single event failure SEFI Single event failure SEFI Single event functional Interrupt SEFI Single event functional Interrupt SERDES Serializer/deserializer SET Single event transient SEU Single event transient SEU Single event transient SEU Single event upset Si Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAMM Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer	SD/eMMC	ū.	
SEE Single Event Effect SEF Single event failure SEFI Single event functional Interrupt SEL Single event Italiture SEL Single event Italiture SEL Single event Italiture SET Single event Italiture SET Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taliwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
SEF Single event failure SEFI Single Event Functional Interrupt SEL Single Event Functional Interrupt SEL Single event latchup SERDES Serializer/deserializer SET Single event transient SEU Single event upset Si Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected ttem Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer	SDM	Spatial-Division-Multiplexing	
SEFI Single Event Functional Interrupt SEL Single event Iatchup SERDES Serializer/deserializer SET Single event transient SEU Single event upset Si Sillicon SK Hynix Sk Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer	SEE	Single Event Effect	
SEL Single event latchup SERDES Serializer/deserializer SET Single event transient SEU Single event upset Si Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface sRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer	SEF	Single event failure	
SERDES Serializer/deserializer SET Single event transient SEU Single event upset SI Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shir register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
SET Single event transient SEU Single event upset Si Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected ttem Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer		- ·	
SEU Single event upset Si Silicon SK Hynix SK Hynix Semiconductor Company SK Hynix Se Sk Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface sRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
Sil Silicon SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface sRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra RAMU Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer		-	
SK Hynix SK Hynix Semiconductor Company SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
SMDs Selected Item Descriptions SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
SMMU System Memory Management Unit SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface sRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
SOA Safe Operating Area SOC Systems on a Chip SPI Serial Peripheral Interface sRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
SOC Systems on a Chip SPI Serial Peripheral Interface SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer		, ,	
SPI Serial Peripheral Interface \$RIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
SRIO Serio Rapid I/O SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
SSTL Sub series terminated logic TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer		·	
TBD To Be Determined Temp Temperature THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGSS 10 Gigabit Ethernet Extended Sublayer			
Temp Temperature THD+N Total Harmonic Distortion Plus Noise THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
THD+N Total Harmonic Distortion Plus Noise TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
TMR Triple Modular Redundancy T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer	THD+N		
T-Sensor Temperature-Sensor TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGSS 10 Gigabit Ethernet Extended Sublayer			
TSMC Taiwan Semiconductor Manufacturing Company UART Universal Asynchronous Receiver/Transmitter UltraRAM Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer		· ·	
UART Universal Asynchronous Receiver/Transmitter Ultra Random Access Memory USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
USB Universal Serial Bus VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGSS 10 Gigabit Ethernet Extended Sublayer	UART		
VNAND Vertical NAND WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer	UltraRAM	Ultra Random Access Memory	
WDT Watchdog Timer WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer	USB	Universal Serial Bus	
WSR Windowed shift register XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer	VNAND	Vertical NAND	
XAUI Extended 10 Gigabit Media Independent Interface XGXS 10 Gigabit Ethernet Extended Sublayer			
XGXS 10 Gigabit Ethernet Extended Sublayer			
		-	
XGMII 10 Gigabit Media Independent Interface)		· ·	
	XGMII	10 Gigabit Media Independent Interface)	



FPGA: Field programmable gate array

Agenda


NASA

- **SEE: single event effects**
- FPGA and SEE Test Methodology Overview
- Xilinx Kintex-UltraScale SEE Test and Analysis
- Microsemi PolarFire SEE Test and Analysis
- SEE Data Analysis Methodology (SRAM-based FPGA)
- Future work



NASA

FPGA SEU Cross-section Model



Cross-sections for a mapped design/system (σ_{SEF}) are a function of the FPGA's internal elements and the mapped design's topology.

 $\sigma_{SEF} = f\left(\sigma_{configuration}, \sigma_{BRAM}, \sigma_{functionalLogic}, \sigma_{HiddenLogic}\right)$

Dominant mechanisms of failure will drive σ_{SEF}


SEF and Dominant Mechanisms of Failure



- Distinction is made between SEU/SEF test methodologies, functional testing, and reliability/TID studies.
- The mechanisms of failure, their impact, and metrics differ:
 - SEU/SEF: Upon random-event particle ionization...how often does something happen; mean-time-to-failure; mean-fluence-to-failure; probabilities; statistics. Flat portion of reliability-bathtub curve.
 - Functional: Based on a potential design flaw... Does the system operate as expected? No correlation to how long it takes to find a failure or how often – the importance is to find any failure.
 - Reliability/TID: degradation... right-side rising portion of bathtub curve.
- SEF cross-sections depend on the FPGA type and the user-mapped design's dominant mechanisms of failure. Yet some studies tend to focus on mechanisms that have negligible impact.
- SEE dominant mechanisms of failure drive the following:
 - Test methodology (test fixture, stimulus, monitors, and capture)
 - Data results (cross-sections) ... no need to concentrate on items that have negligible contributions.
 - Error rate/ Survivability prediction



SRAM-based FPGA Single Event Effects (SEE) Study: Xilinx Kintex-Ultrascale (XCKU040-1LFFVA1156I)



To be presented by Melanie D. Berg at the NASA Electronic Parts and Packaging Program (NEPP) Electronics Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 15-18, 2020 and published on nepp.nasa.gov.

Xilinx Kintex-UltraScale Study Objectives

NASA

SEU: single event upset σ_{SEU} : SEU Cross-section

SEFI: single event functional interrupt DUT: device under test

SEL: single event latch-up SET: single event transient

- This is an independent investigation that evaluates the single event destructive and transient susceptibility of the the Xilinx Kintex-UltraScale device.
- Design/Device susceptibility is determined by monitoring the DUT for SET and SEU induced faults by exposing the DUT to a heavy ion beam.
- Potential SEL is checked throughout heavy-ion testing by monitoring device current.
- FPGA part# XCKU040-1LFFVA1156I.



NEPP performs independently driven studies to determine various device/system susceptibilities as they pertain to NASA programs.

Collaboration and Test Campaigns



This study is divided in two phases (if any, additional phases will be community driven/funded):

- Phase I: Generic component study:
 - Collaboration: NEPP, Xilinx, and Space R² LLC
 - Tests performed: 11/2019 LBNL
 - Additional Data: gathered from a prior NEPP Kintex-UltraScale test campaign 03/2017 TAMU
 - Completed: test report submitted (December 2019)
- Phase II: Advanced component/system study:
 - Collaboration: NEPP, Xilinx, Aerospace, and Space R² LLC
 - New structures/tasks:
 - Scrubbing (32-bit 50 MHz)
 - Xilinx Microblaze processor
 - Multi-transceiver (GTX) lanes
 - Triple modular redundancy (TMR)
 - Will begin shortly after government opening.

Impact to Community: Kintex-UltraScale



COTS: commercial off the shelf

- Entry into the aerospace market with COTS expectation (KU060)*.
- Fabricated on a high-k metal gate (HKMG) TSMC 20 nm planar HPL (high performance low power) process.
- I/O interfaces are robust and meet the space community's needs.
- Previous studies show no SEL.
- There are no embedded mitigation circuits in the user fabric. However, higher gate-count affords the user to insert mitigation.
- There is no embedded processor. However, the user can embed a softcore.

Data Transfer Is Key for Our New System Applications: Kintex-UltraScale Transceivers (GTH and GTY ... GTX)

Type	GTH	GTY	
Quantity	16-64	0-32	
Maximum Data Rate	16.3Gb/s	16.3Gb/s	
Minimum Data Rate	0.5Gb/s	0.5Gb/s	

*Actual designated device (by Xilinx) is the KU060. KU040 was the device under test (DUT) for this investigation. Both devices are from the same Xilinx product family (same process) and have the same geometry (20 nm). It is agreed upon and understood by the SEE community that data obtained by one device applies to the other.

DUT Preparation for Heavy-Ion SEE Testing



- NEPP populated three custom-made daughter boards with XCKU040-1LFFVA1156I (DUT) devices.
- The DUTs were thinned using mechanical etching via an Ultra Tec ASAP-1 device preparation system.
- The parts were successfully thinned to 90 um 100 um.

Ultra Tec ASAP-1



NEPP custom developed daughter card



Test System: LCDT and DUT (KU040)



LCDT: low cost digital tester

GUI: Graphical User Interface

CLK, CLK_SR_A, SHFT_CLK: clocks

RS232, TX232: universal asynchronous receiver-transmitter (UART)

LabVIEW GUI: Send


Commands and Receive Data

LCDT3: NEPP custom developed Motherboard tester

Logic Analyzer and power and configure configure DUT tester CLK_SR_A SHFT CLK TX232(2) R5232(1) **DUT INPUTS** TX232(1) DUT KU DUT/Outputs General Controls Tester DUT Hardware **LCDT** CLK **TESTER** RESET Data Processing

LabVIEW GUI: Monitor

LCDT3 connected to daughterboard (DUT)



Heavy-Ion Test Facilities and Test Conditions



• Flux: 1.0x10² to 1.0x10⁵ particles/cm²/s

• **Fluence:** All tests were run to 1 x 10⁷ particles/cm² or until destructive or functional events occurred.

• **Test Temperature:** Room Temperature.

Lawrence Berkeley National Laboratory (LBNL)

Lawrence Berkeley National Laboratory (LBNL)			
lon	Energy	Effective	
	(MeV/Nucleon)	LET(MeV·cm²/mg)0°	
N	16	1.16	
0	16	1.54	
Si	16	2.39	
Si	16	4.35	
Ar	16	7.27	
V	16	10.9	

Texas A&M (TAMU)

lon	Energy (MeV/Nucleon)	LET (MeV*cm²/mg) 0°	LET (MeV*cm²/mg) 60 °
Не	25	0.07	0.14
N	25	0.9	0.18
Ne	25	1.8	3.6
Ar	25	5.5	11.0
Kr	25	19.8	40.0

Summary: Phase I DUT Test Structures




Generic Component Study

Test Structure	Frequency Range
Configuration	N/A
BRAM	50 MHz
Shift Registers (WSR)	100 MHz
Counter Arrays	50 MHz
DSP Blocks (FIR)	100 MHz
GTX (Aurora single lane)	3.125 GHz


Xilinx Kintex-UltraScale Configuration and BRAM SEU Data







Configuration and BRAM SEU cross-sections per bit



Note1: TAMU and LBNL data correlate.

Note2: Graphs have different scales.

Note 3: Left graph: across device... right graph: normalized per bit.

Additional Kintex-UltraScale data will be shown in a following section.


Kintex-UltraScale SEL



- SEL was monitored for every test.
- Current monitoring is performed by tapping into on-board current sensing resistors.
- No SEL detected < 40 MeVcm²/mg



SONOS FPGA Single Event Effects (SEE) Study: Microsemi PolarFire ® (MPF300TS-1FCG1152I)



Microsemi PolarFire Study Objectives



- This is an independent investigation that evaluates the single event destructive and transient susceptibility of the Microsemi PolarFire FPGA device.
- Design/Device susceptibility is determined by monitoring the DUT for Single Event Transient (SET) and Single Event Upset (SEU) induced faults by exposing the DUT to a heavy ion beam.
- Potential Single Event Latch-up (SEL) is checked throughout heavy-ion testing by monitoring device current.
- FPGA part# MPF300TS-1FCG1152I.



SONOS configuration is not expected to have bit flips. However, pass/fail configuration readbacks were performed after each experiment.

Collaboration and Test Campaigns



This study is divided in multiple phases:

- Phase I: Generic component study
 - Collaboration: NEPP, Microsemi, Trusted & Assured Microelectronics Program
 - Tests performed: 11/2019 LBNL
 - Completed and test report submitted (December 2019)
- Phase II: Fill out SEE cross-sections
 - Collaboration: NEPP, Microsemi, Trusted & Assured Microelectronics Program
 - Same test structures as Phase I (generic components)
- Phase III: TBD
 - Collaboration: NEPP, Microsemi, and ???
 - New structures/tasks: TBD

Impact to Community: Microsemi PolarFire ®




- SONOS non-volatile (NV) technology on a 28 nm technology node.
 Innately hardened configuration.
- Reconfigurable FPGA with SEU immune configuration.
- User fabric logic (flip-flops, combinatorial logic, global routes) are not hardened. However, increase in logic gates allows for user inserted mitigation (e.g., TMR and watchdogs).
- Cost advantage over SRAM-based FPGAs and previous generation Microsemi FPGAs using floating gate NV technology (65nm and older).
- Trust related embedded structures:
 - Physically unclonable function (PUF)
 - Secure eNVM ® (non-volatile memory security feature)
 - Tamper detectors and counter measures
- Up to 24 multi-protocol low power serial I/O: 250Mbps 12.5 Gbps
 Transceiver lanes

DUT Preparation for Heavy-Ion SEE Testing




- NEPP acquired two evaluation-boards (MPF300-EVAL-KIT) populated with MPF300TS-1FCG1152I PolarFire® devices.
- The DUTs were thinned using mechanical etching via an Ultra Tec ASAP-1 device preparation system.
- The parts were successfully thinned to roughly 100 um.



NEPP use of an evaluation board as a daughterboard instead of developing custom daughter card.

Test Setup: New Motherboard Tester





NEPP is now using evaluation boards as Motherboards (testers). LCDT replacement

Motherboard: development of ethernet capability

Motherboard


Flexible FPGA Mezzanine Card (FMC)

Daughterboard



Test System: At Heavy-Ion Facility









Generic Component Study

Test Structure	Frequency Range
Configuration	N/A
BRAM	50 MHz
Shift Registers (WSR)	100 MHz
Counter Arrays	50 MHz
DSP Blocks (FIR)	100 MHz

Heavy-Ion Test Facility and Test Conditions



- Facility: Lawrence Berkeley National Laboratories 88 inch Cyclotron, 16 MeV/amu tune.
- **Flux:** 1.0x10³ to 1.0x10⁵ particles/cm²/s
- **Fluence:** All tests were run to 1 x 10⁷ particles/cm² or until destructive or functional events occurred.
- Test Temperature: Room Temperature.
- Power Supply Voltage: $V_{cc} = 1.2V$; $V_{lo} = 2.5V$

We lost a significant amount of test time because of California wild-fires.


Linear energy transfer (LET)

lon	Energy (MeV/Nucleon)	Effective LET(MeV·cm²/mg)0°
N	16	1.16
0	16	1.54
Ne	16	2.39

PolarFire ® SEFI: Current-Drop Anomaly








- Every experiment (if run with enough particle fluence) experienced a current drop; however all but one (1) test had a current drop lasting for 1.7 ms.
- Shown: drop lasted for 177s cleared on its own. Only observed during one test at a LET = 1.0 MeVcm²/mg.
- Most current measurement systems are not setup to detect a 1.7 ms drop.
 We were able to catch the event due to the various means of active/real-time data capture during test.

PolarFire ® SEFI: Current-Drop (Timeout*) Cross-Sections





*1.7 ms current-drop event could not be observed via normal current measurement apparatus. However, the current event could be observed by DUT-operation timeouts.

Data across designs correlate ... Events are not design dependent; Mechanism of failure is embedded in device.


PolarFire ® SEFI: Current Drop Anomaly: Additional Information



- Normal operational current was marked at approximately 2.75 A; The corecurrent dropped below 100 mA during anomalous event.
- The current drop was always recoverable.
- The current drop lasted for approximately 1.7 ms except for one event which lasted for approximately 177s.
 - Note that the event shown on the previous slide is not the 1.7 ms event;
 alternatively it is the 177 s event.
 - Difference in current-drop duration is generally in the order of microseconds.
- The current drop is significant enough to stop operation (timeout).
- A reset is required after the current drop (state-space is lost during the event).
- No configuration is lost after a current drop (read-back passes with no SEUs).
- The current drop occurred for every test at every LET (that was used during the first-look study).
- Lower LET values are required to achieve a more accurate reliability/survivability calculation per environment.
- Microsemi is aware of the anomaly and is working to identify responsible circuitry.

Microsemi PolarFire ® SEU Data





PolarFire® SEL



- SEL was monitored for every test.
- Current monitoring is performed by tapping into on-board current sensing resistors.
- No SEL detected < 40 MeVcm²/mg

Microsemi PolarFire ® Additional SEE Testing



- Lower LET experiments are necessary in order to characterize the current-drop onset and to predict error-rates.
 - Requires TAMU heavy-ion tests (LETs can go as low as 0.07 MeVcm²/mg).
- Higher LET experiments are necessary in order to fill out the SEU cross-section curve; and to find saturation.
- NEPP will investigate:
 - More complex embedded components
 - Test-as-you-fly (representative tactical designs (RTD)).



Data Handling and Survivability/Error Rate Prediction Techniques

At the end of the day... the professional industry gathers SEE data for SEF and survivability/error-rate prediction.

What do we do with all this data?

Survivability for Mission Critical Applications: Problem Statement



For SEF analysis, common practice is to use simple test structures that focus on discrete components:

- Data are extrapolated into survivability calculators.
- Generic SEU data are used across all designs.
- Assumption: the need for testing is reduced.
- However, the fidelity of generic SEU data extrapolation to tactical designs is questionable.

Better to use representative tactical designs (RTD) for SEU analysis:

- Data are a better fit for characterizing tactical behavior.
- However, requires SEU testing for every design!

How do we provide SEU data for survivability calculations of tactical systems; while reducing the need to test every design? Generic testing versus Test-As-You-Fly.

To be presented by Melanie D. Berg at the NASA Electronic Parts and Packaging Program (NEPP) Electronics Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 15-18, 2020 and published on nepp.nasa.gov.



RTD Definition and Considerations

- RTD Definition: Test design that approximates the tactical (target) design.
- When we cannot test tactical, we test RTD.
- Considerations for when to develop RTD for SEE testing:
 - Tactical is not available to test.
 - SEE designs require an increase in observation points.
 - Test fixtures can limit I/O, stimulus capability, and capture capability.
 - SEE experiments require the test system to force the DUT into desired states (increases test coverage and assists in validating dominant mechanisms of failure).



The test-as-you-fly methodology requires complex test systems with an abundance of observation and reporting mechanisms. Requires more than simple heartbeat monitoring.


NEPP FPGA Device Investigations: Generic SEE Data versus RTD/MFTF SEE Data



- Data presented in earlier slides are component level/generic.
- NEPP will always perform a component level investigation on FPGAs:
 - First look
 - Flush out
 - General idea if mitigation will be required
 - Important information for the community
- As FPGA devices become more complex extrapolation from simple component structures to RTD is not an appropriate method for tactical characterization.
- Test-as-you-fly is not new for NEPP. NEPP performs test-as-you-fly (RTD/MFTF) FPGA SEE investigations for mission (program-specific experiments).

A Closer Look Into SRAM-Based FPGA Devices





 $\sigma_{SEF} = f(\sigma_{configuration}, \sigma_{BRAM}, \sigma_{functionalLogic}, \sigma_{HiddenLogic})$

Keep in mind: dominant mechanisms of failure drive σ_{SEF} ; and are unique to the FPGA type.

Embedded View of Mapped Logic




FPGA configuration and user logic are different types of embedded components.



Modern FPGAs have 100's of millions of configuration bits and 100's of thousands of logic cells.






Designs only map into a portion of the configuration and only use a portion of the user fabric logic gates.


User Logic LUT

Why Extrapolation Does not work with Generic Test Structures: Example Shift Register





User logic: Lookup Table (LUT)



With an SRAM-based FPGA, each design uses more logic than assumed. Makes extrapolation of SEU data (from simple test structures to tactical designs) unreliable.

Generic Xilinx Implementation (LUT can differ by family)

LUT


LUT

LUT

LUT

Closer Look: Shift Register with Manufacturer Inserted Routing Matrix (Hidden Logic)





Simple test structures will not capture the impact of a tactical design's hidden logic (data are not extrapolatable). Hence the drive towards testing RTD structures.


Configuration, Mask, and Essential Bits

NASA

Design mapping into user fabric logic cells is defined by configuration bit settings.



- Configuration bits: Total number of configuration cells... (fixed per each FPGA type)
- Essential bits: number of configuration cells used by the design mapping (calculated by the manufacturer upon user directive... design and device dependent).



SEU Cross-Sections





- Cross-section Categorization:
 - Across all configuration cells (device)
 - Per configuration cell (device-bit)
 - Across essential-bits (Design + device)
 - Design specific

Generally, configuration cross-sections are readily available from generic device investigations.

$$\sigma(LET)_{configuration_Device} = \frac{\#errors}{\#Particles/cm^2}$$

$$\sigma(LET)_{configuration_bit} = \frac{\#errors}{(\#\frac{Particles}{cm^2})*(\#unmaskedconfigurationBits)}$$

$$\sigma(LET)_{Essential_bit} = Essential_bits \times \sigma(LET)_{configuration_bit}$$


 $\sigma(LET)_{SEF} = 1/\text{MFTF} = 1/((FailureTime - BeamStartTime)*AverageFlux)$

Which cross-sections do we use for survivability analysis?

Must consider mission requirements.

If Upper-bounds Satisfy Mission Reliability/Survivability Requirements, Then No Mitigation is Required.





Prove It Before You Use It



- Using $\sigma(LET)_{\rm Essential_\it{bit}}$ as upper-bounds is not a new concept.
- However, $\sigma(LET)_{\rm Essential_bit}$ should only be used if it is known/proven to be an upper-bound (or close enough depending on criticality).
- The proof of bounding has been the missing factor; and is now necessary.
- Why now? Device complexity includes a significant amount of hidden logic.
 - Hidden logic have components that are not included in the essential bit count.
 - It has shown (in flight) to impact susceptibility (e.g., internal scrubbers).

Roles and Contributions to Current and Future FPGA SEE Studies



- NEPP (with collaborating organizations) and the manufacturer can provide generic SEE data.
- Programs will be responsible for sponsoring test-as-you-fly studies.
 - Expectations: generic data/information are a foundation for test-asyou-fly campaign development.
 - Programs should participate in RTD/DUT test design development.

Reach out if interested in collaborating



Xilinx SEU Test and Analysis: What Can the Manufacturer and NEPP Provide?



Front-end Proof of Concept

 $\sigma(LET)_{Essential_bit} = Essential_bits \times \sigma(LET)_{configuration_bit}$

- Perform generic (first look) component studies (well understood process).
- It is understood that providing DFF, CLB, and LUT generic test data is not enough. They are not extrapolatable to tactical designs.
- What should follow? Prove (for a variety of design complexities) $\sigma(LET)_{Essential\ bit}$ is an upper-bound to $\sigma(LET)_{SEF}$.



Manufacturer/NEPP provide generic data: configuration, BRAM, and embedded logic cross-sections.



Manufacturer/NEPP perform a variety of tests (benchmarks) to compare $\sigma(LET)_{\rm Essential_\it{bit}}$ to $\sigma(LET)_{\rm SEF}$.



Manufacturer/NEPP perform additional testing to investigate potential SEFIs and other device SEE susceptibilities (global routes and SEL).

Still somewhat generic – but can answer several questions for users and alleviate the need for testing.

Xilinx SEU Test and Analysis: What Does The End-User Do with The Data?



Application of Concept

Intellectual property (IP)

- If $\sigma(LET)_{Essential_bit}$ proves to be a satisfactory upper-bound, the $\sigma(LET)_{configuration_bit}$ data multiplied by the of the tactical design's essential-bit count can be used by development teams for survivability analysis.
- Examples of hidden logic not covered by essential bit counts that can impact susceptibility:
 - Mixed-signal circuitry (e.g. ADC or other hidden analog circuits), global-routes, and other hidden logic structures (embedded IP cores).



Compare your design to manufacturer benchmark designs. Use $\sigma(LET)_{\rm Essential_\it{bit}}$ for survivability calculations if $\sigma(LET)_{\rm Essential_\it{bit}} > \sigma(LET)_{\rm SEF}$




If manufacturer data show anomalies or your tactical design has untested complexities, additional RTD testing will be needed.



The end-user should not piecemeal small grained components (e.g., CLBs) for survivability analysis because of hidden logic and topological non-linearities.


Kintex-UltraScale SEU Cross-Sections



Mitigation Analysis



- If the survivability analysis proves the design implementation does not satisfy mission requirements, user-inserted mitigation might be necessary.
 - This will change the design and its essential-bit count.
 - Essential-bit upper-bounds cannot be used to measure the survivability of applications with embedded mitigation.
 - Mitigation requires additional logic
 - Additional logic will increase the essential-bit count and consequently increase the estimated σ_{SFF} .
 - RTD-MFTF testing is required to measure the efficacy of the inserted mitigation. Can't assume mitigation performs as expected.
 - Requires the development team to perform SEU testing.
- Should analyze the design with-mitigation and without-mitigation (when possible)... used as another metric for the fidelity of the inserted mitigation.



Summary: Data Handling and Survivability/Error Rate Prediction Techniques



- Purpose of the work is to improve SEU data-handling for survivability analysis.
- Generic SEU data obtained from testing simple structures (e.g., shift registers) are no longer adequate (on their own) for SEU characterization of FPGA designs. However provide good information for a first look analysis.
- An approach is presented that combines investigating simple and complex (testas-you-fly) test structures:
 - Investigates the efficacy of using configuration SEU data with design specific information for survivability analysis ($\sigma(LET)_{Essential\ bit}$).
 - Goal is to reduce the necessity of performing SEU testing on every design; by use of upper-bounding.
 - Use of $\sigma(LET)_{Essential\ bit}$ as a bound must be validated.
 - MFTF testing of complex structures is required to validate the approach (per SRAM-based FPGA family of devices).
- Xilinx Kintex-UltraScale data are presented:
 - Data suggest that essential-bit SEU cross-sections might be a reliable dataset for survivability analysis.
 - Additional testing is required and will be performed... yet initial results are promising.
 - Eventually, this approach can reduce the need for testing by the end-user.
- If mitigation is required, $\sigma(LET)_{\rm SEF}$ RTD-MFTF testing is required to be performed/orchestrated by the end-user.

Survivability/Error-rate Prediction and Other FPGAs



Intel SRAM-based FPGAs

- Configuration susceptibility cannot be directly measured. However, BRAM susceptibility can be measured.
- Essential bit counts are not provided by the manufacturer.
- At this point, The RTD/MFTF method is the most reliable (only) means for SEE characterization.

Microsemi Flash and SONOS

- Configuration is SEE immune.
- Microsemi's new line of FPGA devices might not contain embedded TMR (check before you use).
- Device complexity has grown such that RTD/MFTF testing should be performed.

Mitigation in any device:

RTD/MFTF testing is a must.



NEPP Future Work SEE in FPGA Devices



Potentially In the Works...



- Investigation of Lattice 28 nm CrossLink-NX (FD-SOI) SRAM-based FPGA
 - Proton
 - TID
- Further SEE investigation of 28 nm NV-based PolarFire ®
 - Proton
 - Heavy-ion
 - Test-as-you-fly
- Xilinx SRAM-based MPSoC 16nm FinFET ruggedized (and non-ruggedized) package
 - Proton
 - Heavy-ion
 - Test-as-you-fly (NASA-specific)
- Intel SRAM-based Stratix-10 SoC 14 nm FinFET
 - Proton
 - Heavy-ion
 - Test-as-you-fly
- Xilinx SRAM-based Kintex-Ultrascale 20 nm
 - Will be driven by The Aerospace Corporation (David Meshel)
 - Heavy-ion
 - Test-as-you-fly



Thank You Questions?

This work was funded in part by the NASA Electronic Parts and Packaging (NEPP) Program and the Trusted & Assured Microelectronics Program Under Interagency Agreement SAA5-18-4-U28631