

SOC Design for HPC: Technology Analysis & Requirements

Peter M. Kogge
McCourtney Prof. of CS & Engr.
University of Notre Dame

Acknowledgement: This work was funded in part by the US Dept. of Energy, Sandia National Labs, as part of their Xcaliber and XGC projects.



Thesis

- Today's COTS design typically "inward" focus
- For HPC, "outward" is far more crucial
 - Memory, esp. random access
 - Off-chip bandwidth
- This talk
 - Take-aways from TOP500
 - Take-aways from a Big Data problem
 - Energy discussion
- The biggest gains seem to come from rethinking system architecture
- SOC, if done right, seems to be right direction



Today's Architecture Classes


- **Heavyweight:** traditional 100+W multi-core




- **Lightweight:** lower power single chip system



- **Hybrid/Heterogeneous:** Heavyweight/GPU combination




- **Big/Little:** Same ISA, different microarchitectures




- **Other:** XMT, Convey



We All Know The Story: Unbroken Growth in TOP500 Rmax




Floating Point Efficiency Remains High for Linpack




■ Heavyweight (H) ● Lightweight (L) ▲ Accelerator (A)


But Not All Benchmarks Double/Year




Even Newer Scientific Codes Are Radically Different




Memory Growth Has Slowed



And Memory per Flop/s Is Dropping!



A Real-World Big Data Problem




Configurations

- **Baseline: Lexis Nexis HPCC Configuration**
 - 100 4-node Blades in 10 racks
- **Memory Rich Configuration**
 - Same as above but with maxed DRAM for RAM Disk
- **2015 Configuration**
 - 4X cores/socket, DRAM, switched Infiniband
- **2015 Configuration with DRAM for RAM Disk**
- **Lightweight Configurations**
 - 2 racks of Calxeda-like ARM-based SOCs
- **Xcaliber: Memory Stack-Based**
- **Xcaliber with all computing at bottom**



Possible "Lightweight" System

- Assume Calxeda System on a Chip
 - 4 1-1.4GHz ARM A9 cores w'FPU
 - Single DDR3 2 rank controller
 - Networking: GigE, XAU
 - Supports up to 5 SATA
 - Fabric: 8x8 crossbar, 10Gbps links
 - 3 internal, 5 external
- Calxeda Reference card:
 - 4 SOCs + 4 VLP DDR3 DIMMs (max 4GB each)
 - 4 SATA sockets/SOC for disk connections
 - 8 interfaces for off-card fabric
- 2U Blade (based on Boston Viridis Chassis)
 - 12 reference cards + up to 24 SATA
- Assumed Configuration of 40 blades, 2 racks



Images from www.calxeda.com 6/2/12



<http://www.boston.co.uk/solutions/viridis/viridis-2u.aspx/>






X-Caliber-like Architecture

M's built from 3D stacks of memory


Each Stack

- 32 GB DRAM
- 256GB PCM
- Logic chip at bottom
- 64 0.5GB "Vaults"
- 8 full-duplex links
 - 32 GB/s each dir




(b) X-caliber Node Mockup





Memory System (M) and Embedded Memory Processor (EMP)







- Two computation Units
 - Right next to the DRAM vault memory controller (VAU)
 - To aggregate between DRAM vaults (EMP)
- "Memory Network" Centric
- Homenode for all addresses
 - Owns the address, data, and its state, "coherency"
- Three Control-Flow Options
 - In the Processor ("Memory is the Accelerator"), conventional
 - In the Memory System ("Processor is the Accelerator"), our approach
 - Both, probably un-programmable
- At 1-2 GHz, 4 EMPs per vault
- 64 vaults
- 2-4K threads per node in the memory system!




Details: Heavyweight Alternatives



Non-Heavyweights




Comparison




The Exascale Study Analysis: 67MW for 1EF/s = 67pj/flop

Interconnect for intra and extra Cabinet Links





(a) Quilt Packaging



(b) Thru via chip stack

**But This IGNORED
Most of Memory Access Path!**




Sample Path – Off Module Access

1. Check local L1 (miss)
2. Go thru TLB to remote L3 (miss)
3. Across chip to correct port (thru routing table RAM)
4. Off-chip to router chip
5. 3 times thru router and out
6. Across microprocessor chip to correct DRAM I/F
7. Off-chip to get to correct DRAM chip
8. Cross DRAM chip to correct array block
9. Access DRAM Array
10. Return data to correct I/R
11. Off-chip to return data to microprocessor
12. Across chip to Route Table
13. Across microprocessor to correct I/O port
14. Off-chip to correct router chip
15. 3 times thru router and out
16. Across microprocessor to correct core
17. Save in L2, L1 as required
18. Into Register File



Access vs Reach



What Does This Tell Us?

- Cannot afford **ANY** memory references
- Many more energy sinks than you think
- Cost of Interconnect **Dominates**
- Must design for on-board or stacked DRAM
- Need to redesign the entire access path:
 - Alternative memory technologies – reduce access cost
 - Alternative packaging costs – reduce bit movement cost
 - Alternative transport protocols – reduce # bits moved
 - Alternative execution models – reduce # of movements

**AND IT GETS MUCH WORSE
FOR CACHE UNFRIENDLY PROBLEMS**

