

# EE247

## Lecture 13

- Data Converters
  - Static testing (continued)
    - .....
    - Histogram testing
  - Dynamic tests
    - Spectral testing → Reveals ADC errors associated with dynamic behavior i.e. ADC performance as a function of frequency
      - Direct Discrete Fourier Transform (DFT) based measurements utilizing sinusoidal signals
      - DFT measurements including windowing

# Summary


## Last Lecture

- Data converters
  - Static converter error sources
    - Offset
    - Full-scale error
    - Differential non-linearity (DNL)
    - Integral non-linearity (INL)
  - Measuring DNL & INL
    - Servo-loop
    - Code density testing (histogram testing)

# Histogram Testing

- Histogram testing
  - Quantize input with known pdf (e.g. ramp or sinusoid)
  - Measure output pdf
  - Derive INL and DNL from deviation of measured pdf from expected result

# Histogram Test Setup



- Slow (wrt conversion time) linear ramp applied to ADC
- DNL derived directly from total number of occurrences of each code @ the output of the ADC


## A/D Histogram Test Using Ramp Signal

### Example:

Ramp slope:  $10\mu\text{V}/\mu\text{sec}$   
 1LSB =  $10\text{mV}$   
 Each ADC code  $\rightarrow 1\text{msec}$

$$f_s = 100\text{kHz} \rightarrow T_s = 10\mu\text{sec}$$

$$\rightarrow n = 100 \text{ samples/code}$$



## A/D Histogram Test Using Ramp Signal


### Example:

Ramp slope:  $10\mu\text{V}/\mu\text{sec}$   
 1LSB =  $10\text{mV}$   
 Each ADC code  $\rightarrow 1\text{msec}$


$$f_s = 100\text{kHz} \rightarrow T_s = 10\mu\text{sec}$$

$$\rightarrow n = 100 \text{ samples/code}$$


$$\rightarrow \text{Measurement resolution} \rightarrow n$$



## Ramp Histogram Example: Ideal 3-Bit ADC




## Ramp Histogram Example: Real 3-Bit ADC Including Non-Idealities



## Example: 3 Bit ADC DNL Extracted from Histogram

1- Remove "Over-range bins"  
(0 and full-scale)

2- Compute average count/bin  
( $600/6=100$  in this case)




## Example: 3 Bit ADC Process of Extracting from Histogram

3- Normalize:

- Divide histogram by average count/bin

→ ideal bins have exactly the average count, which, after normalization, would be 1


→ Non-ideal bins would have a normalized value greater of smaller than 1



## Example: 3 Bit ADC DNL Extracted from Histogram


4- Subtract  $I$  from the normalized code count

5- Result  $\rightarrow$  DNL ( $\pm 0.4\text{LSb}$  in this case)



## Example: 3-Bit ADC Static Characteristics Extracted from Histogram


- DNL histogram  $\rightarrow$  used to reconstruct the exact converter characteristic (having measured only the histogram)



- Width of all codes derived from


measured DNL  
(Code=DNL + 1LSB)

## Example: 3 Bit ADC DNL & INL Extracted from Histogram



## ADC Histogram Testing Sinusoidal Inputs


- Ramp signal generators linear to only 8 to 10 bits  
→ Need to find input signal with better purity
- Solution:  
→ Use sinusoidal test signal (may need to filter out harmonics)
- Problem: Ideal ADC histogram not flat but has “bath-tub shape”



## ADC Histogram Test Using Sinusoidal Signals

At sinusoid midpoint crossings:  
 $dv/dt \rightarrow \max.$   
 $\rightarrow$  least # of samples

At sinusoid amplitude peaks:  
 $dv/dt \rightarrow \min.$   
 $\rightarrow$  highest # of samples



## Correction for Sinusoidal PDF

- References:
  - [1] M. V. Bossche, J. Schoukens, and J. Renneboog, "Dynamic Testing and Diagnostics of A/D Converters," IEEE Transactions on Circuits and Systems, vol. CAS-33, no. 8, Aug. 1986.
  - [2] IEEE Standard 1057
- Is it necessary to know the exact amplitude and offset of sinusoidal input? No!



## DNL/INL Extraction Matlab Program

```

function [dnl,inl] = dnl_inl_sin(y); % transition levels found by:
%DNL_INL_SIN                       T = -cos(pi*ch/sum(h));
% dnl and inl ADC output
% input y contains the ADC output   % linearized histogram
% vector obtained from quantizing a hlin = T(2:end) - T(1:end-1);
% sinusoid

% Boris Murmann, Aug 2002           % truncate at least first and last
% Bernhard Boser, Sept 2002        % bin, more if input did not clip ADC
                                     trunc=2;
                                     hlin_trunc = hlin(1+trunc:end-trunc);

% histogram boundaries
minbin=min(y);
maxbin=max(y);

% calculate lsb size and dnl
lsb= sum(hlin_trunc) / (length(hlin_trunc));
dnl= [0 hlin_trunc/lsb-1];
misscodes = length(find(dnl<-0.9));


% histogram
h = hist(y, minbin:maxbin);

% cumulative histogram
ch = cumsum(h);

% calculate inl
inl= cumsum(dnl);

```

## Example: Test Results for DNL & INL Using Sinusoidal Histogram



## Example: Matlab ADC Model DNL/INL Code Test


```
% converter model
B = 6; % bits
range = 2^(B-1) - 1;
% thresholds (ideal converter)
th = -range:range; % ideal thresholds
th(20) = th(20)+0.7; % error

fs = 1e6;
fx = 494e3 + pi; % try fs/10!
C = round(100 * 2^B / (fs / fx));

t = 0:1/fs:C/fx;
x = (range+1) * sin(2*pi*fx.*t);
y = adc(x, th) - 2^(B-1);

hist(y, min(y):max(y));

dnl_inl_sin(y);
```




## Histogram Testing Limitations

- The histogram (as any ADC test, of course) characterizes one particular converter. Test many devices to get valid statistics.
- Histogram testing assumes monotonicity  
E.g. “code flips” will not be detected.
- Dynamic sparkle codes produce only minor DNL/INL errors  
E.g. 123, 123, ..., 123, 0, 124, 124, ... → look at ADC output to detect
- Noise not detected  
E.g. 9, 9, 9, 10, 9, 9, 9, 10, 9, 10, 10, 10, ...

Ref: B. Ginetti and P. Jespers, “Reliability of Code Density Test for High Resolution ADCs,” Electron. Lett., vol. 27, pp. 2231-3, Nov. 1991.

## Example: Hiding Problems in the Noise

- INL  $\rightarrow$  5 missing codes
- DNL "smeared out" by noise!
- Always look at both DNL/INL
- INL usually does not lie...




[Source: David Robertson, Analog Devices]

## Why Additional Tests/Metrics?


- Static testing does not tell the full story
  - E.g. no info about "noise" or high frequency effects
- Frequency dependence ( $f_s$  and  $f_{in}$ ) ?
  - In principle we can vary  $f_s$  and  $f_{in}$  when performing histogram tests
  - Result of such sweeps is usually not very useful
  - Hard to separate error sources, ambiguity
  - Typically we use  $f_s = f_{sNOM}$  and  $f_{in} \ll f_s/2$  for histogram tests
- For additional info  $\rightarrow$  Spectral testing

## DAC Spectral Test or Simulation




- Input sinusoid → Need to have significantly better purity compared to DAC linearity
- Spectrum analyzer need to have better linearity than DUT

## Direct ADC Test via DAC




- Need DAC with much better performance compared to ADC under test
- Beware of DAC output six/x frequency shaping
- Good way to "get started"...

## ADC Spectral Test via Data Acquisition System



## Analyzing ADC Outputs via Discrete Fourier Transform (DFT)



- Sinusoidal waveform has all its power at one single frequency
- An ideal, infinite resolution ADC would preserve ideal, single tone spectrum
- DFT used as a vehicle to reveal ADC deviations from ideality

# Discrete Fourier Transform

The DFT of a block of N time samples

$$\{x(k)\} = \{x(0), x(1), x(2), \dots, x(N-1)\}$$

yields a set of N frequency bins

$$\{A_m\} = \{A_0, A_1, A_2, \dots, A_{N-1}\}$$

where:

$$A_m = \sum_{n=0}^{N-1} x_n W_N^{mn} \quad m = 0, 1, 2, \dots, N-1$$


$$W_N \equiv e^{-j2\pi/N}$$

## Discrete Fourier Transform (DFT) Properties

- DFT of N samples spaced  $T_s = 1/f_s$  seconds:
  - N frequency bins from DC to  $f_s$
  - Bin m represents frequencies at  $m * f_s / N$  [Hz]
- DFT frequency resolution:
  - Proportional to  $f_s / N$  in [Hz/bin]
- DFT with  $N = 2^k$  (k is an integer) can be found using a computationally more efficient algorithm named:
  - FFT → Fast Fourier Transform

## DFT Magnitude Plots

- Because magnitudes of DFT bins ( $A_m$ ) are symmetric around  $f_s/2$ , it is redundant to plot  $|A_m|$ 's for  $m > N/2$



- Usually magnitudes are plotted on a log scale normalized so that a full scale sinusoidal waveform with *rms* value  $a_{FS}$  yields a peak bin of *0dBFS*:


$$|A_m| \text{ [dBFS]} = 20 \log_{10} \frac{|A_m|}{a_{FS} \cdot N/2}$$

## Matlab Example Normalized DFT


```

fs = 1e6;
fx = 50e3;
Afs = 1;
N = 100;

% time vector
t = linspace(0, (N-1)/fs, N);
% input signal
y = Afs * cos(2*pi*fx*t);
% spectrum
s = 20 * log10(abs(dft(y)/N/Afs*2));
% drop redundant half
s = s(1:N/2);
% frequency vector (normalized to fs)
f = (0:length(s)-1) / N;
    
```



## “Another” Example ...




Even though the input signal is a pure sinusoidal waveform note that the DFT results does not look like the spectrum of a sinusoid ...

Seems that the signal is distributed among several bins

## DFT Periodicity


- The DFT implicitly assumes that time sample blocks repeat every N samples
- With a non-integer number of signal periods within the observation window, the input yields significant amplitude/phase discontinuity at the block boundary
- This energy spreads into other frequency bins as “spectral leakage”
- Spectral leakage can be eliminated by either
  1. Choice of integer number of sinusoids in each block
  2. Windowing





# Spectra

## Integer # of Cycles versus Non-Integer # of Cycles




## Matlab Example Integer Number of Cycles

```
fs = 1e6;
Afs = 1;
N = 2^7;
cycles=7;
fx=fs*cycles/N;
```

```
·
·
·
·
·
·
·
```

```
y = Afs * cos(2*pi*fx*t);
s = 20 * log10(abs(fft(y)/N/Afs^2));
```




Notice: Range of test signals limited to  
[(cycles)x f<sub>s</sub>/N]

# Windowing

- Spectral leakage can be attenuated by “windowing” time samples prior to the DFT
  - Windows taper smoothly down to zero at the beginning and the end of the observation window
  - Time samples are multiplied by window coefficients on a sample-by-sample basis
    - Convolution in frequency domain
- Large number choices of various windows
  - Tradeoff: attenuation versus fundamental signal spreading to number of adjacent bins
- Window examples: Nuttall versus Hann


## Example: Nuttall Window




- Time samples are multiplied by window coefficients on a sample-by-sample basis
- Multiplication in the time domain → convolution in the frequency domain

# Windowed Data

- Signal before windowing →
- Time samples are multiplied by window coefficients on a sample-by-sample basis




- Signal after windowing →
  - Windowing removes the discontinuity at block boundaries




# Nuttall Window DFT

- Only first 20 bins shown
- Response attenuated by -120dB for bins > 5
- Lots of windows to choose from (go by name of inventor- Blackman, Harris...)
- Various window trade-off attenuation versus width (smearing of sinusoids)




## DFT of Windowed Signal Spectrum Before/After Windowing

- Window gives ~ 100dB attenuation of sidelobes
- Signal energy “smeared” over several (approximately 10) bins



## Window Nuttall versus Hann



Matlab code:  
 N=64;  
 wvtool(nuttallwin(N),hann(N));

## Integer Cycles versus Windowing

- Integer number of cycles
  - Signal energy for a single sinusoid falls into single DFT bin
  - Requires careful choice of  $f_x$
  - Ideal for simulations
  - Measurements  $\rightarrow$  need to lock  $f_x$  to  $f_s$  (PLL)- not always possible
- Windowing
  - No restrictions on  $f_x \rightarrow$  no need to have the signal locked to  $f_s$   
 $\rightarrow$  Good for measurements w/o having the capability to lock  $f_x$  to  $f_s$
  - Signal energy and its harmonics distributed over several DFT bins – handle smeared-out harmonics with care!
  - Requires more samples for a given accuracy

## Example: ADC Spectral Testing


- ADC with B bits
- Full scale input =2

```
B = 10;  
delta = 2/2^B;  
y = cos(2*pi*fx/fs*[0:N-1]);  
y=round(y/delta)*delta;  
s = abs(fft(y)/N*2);  
f = (0:length(s)-1) / N;
```

# ADC Output Spectrum

- Input signal bin:
  - Bx @ bin # ( $N * f_x / f_s + 1$ )  
(Matlab arrays start at 1)
  - $A_{\text{signal}} = 0\text{dBFS}$

- SNR?




# Simulated ADC Output Spectrum

- Noise bins: all except signal bin

```
bx = N*fx/fs + 1;  
As = 20*log10(s(bx))  
%set signal bin to 0  
s(bx) = 0;  
An = 10*log10(sum(s.^2))  
SNR = As - An
```


- Matlab → SNR = 62dB (10 bits)
- Computed SQNR =  $6.02xN + 1.76\text{dB} = 61.96\text{dB}$



Note: In a real circuit including thermal/flicker noise → the measured total noise is the sum of quantization & noise associated with the circuit

## Why is Noise Floor Not @ -62dB ?

- DFT bins act like an analog spectrum analyzer with bandwidth per bin of  $f_s/N$
- Assuming noise is uniformly distributed, noise per bin:  
 $(Total\ noise)/N/2$   
→The DFT noise floor is at:  
 $-10\log_{10}(N/2) [dB]$   
below the actual noise floor
- For  $N=2048$ :  
 $-10\log_{10}(N/2) = -30 [dB]$




## DFT Plot Annotation

- Need to annotate DFT plot such that actual noise floor can be readily computed by one of these 3 ways:
  1. Specify how many DFT points (N) are used
  2. Shift DFT noise floor by  $10\log_{10}(N/2) [dB]$
  3. Normalize to "noise power in 1Hz bandwidth" then noise is in the form of power spectral density


# Spectral Performance Metrics ADC Including Non-Idealities

- Signal S
  - DC
  - Distortion D
  - Noise N
- Ideal ADC adds:
    - Quantization noise
  - Real ADC typically adds:
    - Thermal and flicker noise
    - Harmonic distortion associated with circuit nonlinearities



# ADC Spectral Performance Metrics SNR


- Signal S
  - DC
  - Distortion D
  - Noise N
- Signal-to-noise ratio  
SNR =  
(Signal Power) / (Noise Power)
  - In Matlab: Noise power includes power associated with all bins except:
    - DC
    - Signal
    - Signal harmonics






# ADC Spectral Performance Metrics SDR & SNDR & SFDR

- SDR → Signal-to-distortion ratio  
= (Signal Power) / (Total Distortion Power)
- SNDR → Signal-to-(noise+distortion)  
=  $S / (N+D)$
- SFDR → Spurious-free dynamic range  
= (Signal)/(Largest Harmonic)  
– Typically SFDR > SDR




# Harmonic Components

- At multiples of  $f_x$
- Aliasing:
  - $f_{\text{signal}} = f_x = 0.18 f_s$
  - $f_2 = 2 f_0 = 0.36 f_s$
  - $f_3 = 3 f_0 = 0.54 f_s$   
→  $0.46 f_s$
  - $f_4 = 4 f_0 = 0.72 f_s$   
→  $0.28 f_s$
  - $f_5 = 5 f_0 = 0.90 f_s$   
→  $0.10 f_s$
  - $f_6 = 6 f_0 = 1.08 f_s$   
→  $0.08 f_s$




# Relationship INL & SFDR/SNDR

ADC Transfer Curve




Quadratic shaped transfer function:  
 → Gives rise to **even** order harmonics



Cubic shaped transfer function:  
 → Gives rise to **odd** order harmonics


# Spectrum versus INL, DNL



## Relationship INL & SFDR/SNDR

- Depends on "shape" of INL
- Rule of Thumb:  $SFDR \cong 20\log(2^B/INL)$ 
  - E.g. 1LSB INL, 10b  $\rightarrow$   $SFDR \cong 60\text{dB}$
- Beware, this is of course only true under the same conditions at which the INL was taken, i.e. typically low input frequency

## SNR Degradation due to DNL



[Source: Ion Opris]

- Uniform quantization error pdf was assumed for ideal quantizer over the range of:  $\pm \Delta/2$
- Let's now add uniform DNL over  $\pm \Delta/2$  and repeat math...
  - Joint pdf for two uniform pdfs  $\rightarrow$  Triangular shape

## SNR Degradation due to DNL

- Integrate triangular pdf:

$$\overline{e^2} = 2 \int_0^{+\Delta} (1-e) \frac{e^2}{\Delta} de = \frac{\Delta^2}{6} \quad \Rightarrow SNR = 6.02 \cdot N - 1.25 \text{ [dB]}$$

- Compare to ideal quantizer:

$$\overline{e^2} = \int_{-\Delta/2}^{+\Delta/2} \frac{e^2}{\Delta} de = \frac{\Delta^2}{12} \quad \Rightarrow SNR = 6.02 \cdot N + 1.76 \text{ [dB]}$$

3dB

→ Error associated with DNL reduces overall SNR

## SNR Degradation due to DNL

- More general case:
  - Uniform quantization error  $\pm 0.5\Delta$
  - Uniform DNL error  $\pm \text{DNL}$  [LSB]
  - Convolution yields trapezoid
  - SQNR becomes:


$$SQNR = \frac{\frac{1}{2} \left( \frac{2^N \Delta}{2} \right)^2}{\frac{\Delta^2}{12} + \frac{DNL^2}{3}}$$

## SNR Degradation due to DNL


- Degradation in dB:

$$SQNR_{deg} = 1.76 - 10 \log \left[ \frac{\frac{1}{8}}{\frac{1}{12} + \frac{DNL^2}{3}} \right]$$

Valid only for cases where  
with no missing codes



## Uniform DNL?



- DNL distribution of 12-bit ADC test chip
- Not quite uniform...

## Effective Number of Bits (ENOB)


- Is a 12-Bit converter with 68dB SNDR really a 12-Bit converter?
- Effective Number of Bits (*ENOB*)

$$\begin{aligned} ENOB &= \frac{SNDR - 1.76\text{dB}}{6.02\text{dB}} \\ &= \frac{68 - 1.76}{6.02} = 11.0\text{Bits} \end{aligned}$$

## ENOB


- At best, we get "ideal" ENOB only for zero thermal noise, zero DNL, zero INL
- Low noise design is costly → 4x penalty in power per (ENOB-) bit or 6dB extra SNDR
- Rule of thumb for good performance /power tradeoff:  $ENOB < N-1$

# ENOB Survey



R. H. Walden, "Analog-to-digital converter survey and analysis," *IEEE J. on Selected Areas in Communications*, pp. 539-50, April 1999

# Example: ADC Spectral Tests



Ref: W. Yang et al., "A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input," *IEEE J. of Solid-State Circuits*, Dec. 2001

## Summary ADC Testing

- Need to find "decision levels", i.e. input voltages at all code boundaries
  - One way: Adjust voltage source to find exact code trip points "code boundary servo"
  - More versatile: Histogram testing
    - Apply a signal with known distribution (ramp or sinusoid) and analyze digital code distribution at ADC output
- Spectral testing → Reveals ADC errors associated with dynamic behavior i.e. ADC performance as a function of frequency
  - Direct Discrete Fourier Transform (DFT) based measurements
    - Feasible when input signal can be locked to sampling frequency
    - Restricts input signal frequency
  - DFT measurements including windowing