

# **Synthesis**

## **Quick Reference**

---

Version 2002.05, June 2002

Comments?

E-mail your comments about Synopsys  
documentation to [doc@synopsys.com](mailto:doc@synopsys.com)

**SYNOPSYS®**

## Copyright Notice and Proprietary Information

Copyright © 2002 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

### Right to Copy Documentation

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

"This document is duplicated with the permission of Synopsys, Inc., for the exclusive use of \_\_\_\_\_ and its employees. This is copy number \_\_\_\_\_."

### Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### Registered Trademarks (®)

Synopsys, AMPS, Arcadia, C Level Design, C2HDL, C2V, C2VHDL, CoCentric, COSSAP, CSim, DelayMill, DesignPower, DesignSource, DesignWare, Eagle*i*, EPIC, Formality, in-Sync, LEDA, ModelAccess, ModelTools, PathBlazer, PathMill, PowerArc, PowerMill, PrimeTime, RailMill, SmartLogic, SmartModel, SmartModels, SNUG, Solv-It, SolvNet, Stream Driven Simulator, System Compiler, TestBench Manager, TetraMAX, TimeMill, and VERA are registered trademarks of Synopsys, Inc.

### Trademarks (™)

BCView, Behavioral Compiler, BOA, BRT, Cedar, ClockTree Compiler, DC Expert, DC Expert *Plus*, DC Professional, DC Ultra, DC Ultra Plus, Design Advisor, Design Analyzer, Design Compiler, DesignSphere, DesignTime, Direct RTL, Direct Silicon Access, DW8051, DWPCI, ECL Compiler, ECO Compiler, ExpressModel, Floorplan Manager, FoundryModel, FPGA Compiler II, FPGA *Express*, Frame Compiler, HDL Advisor, HDL Compiler, Integrator, Interactive Waveform Viewer, Liberty, Library Compiler, ModelSource, Module Compiler, MS-3200, MS-3400, NanoSim, OpenVera, Physical Compiler, Power Compiler, PowerCODE, PowerGate, ProFPGA, Protocol Compiler, RoadRunner, Route Compiler, RTL Analyzer, Schematic Compiler, Scirocco, Shadow Debugger, SmartLicense, SmartModel Library, Source-Level Design, SWIFT, Synopsys EagleV, SystemC, SystemC (logo), Test Compiler, TestGen, TimeTracker, Timing Annotator, Trace-On-Demand, VCS, VCS Express, VCSi, VHDL Compiler, VHDL System Simulator, VirSim, and VMC are trademarks of Synopsys, Inc.

### Service Marks (SM)

DesignSphere, SVP Café, and TAP-in are trademarks of Synopsys, Inc.

Printed in the U.S.A.

Document Order Number: 13482-000 MA

Synthesis Quick Reference, v2002.05

# Contents

---

|  |     |
|--|-----|
| Man Page Viewing and Printing Instructions . . . . . | 1   |
| User Commands . . . . .                              | 3   |
| Synthesis Commands . . . . .                         | 7   |
| Synthesis Variables . . . . .                        | 154 |



---

# Man Page Viewing and Printing Instructions

The following sections describe how to set up your UNIX environment so you can view and print man pages.

---

## Setting Up the UNIX Environment

Edit your `.cshrc` file to contain these lines:

```
setenv SYN_MAN_DIR synopsys_root/doc/syn/man
setenv MANPATH ${MANPATH}:${SYN_MAN_DIR}
```

`SYN_MAN_DIR` is a variable that contains the path to the man page directories, and *synopsys\_root* represents the specific path to the Synopsys synthesis software directory at your site.

---

## Viewing Man Pages From UNIX

Command

```
% man command_name
```

Variable

```
% man variable_name
```

Variable group

```
% man variable_group_name
```

All attributes

```
% man attributes
```

Attribute group

```
% man attribute_group_name
```

Error, warning, or information message

```
% aman message_id
```

---

## Viewing Man Pages From `dc_shell`

Command

```
dc_shell> man command_name
```

Variable

```
dc_shell> man variable_name
```

Variable group

```
dc_shell> man variable_group_name
```

All attributes

```
dc_shell> man attributes
```

Attribute group

```
dc_shell> man attribute_group_name
```

Error, warning, or information message

```
dc_shell> man message_id
```

---

## Printing Man Pages From UNIX

User command

```
% lpr -t -P printer_name \  
$SYN_MAN_DIR/fmt1/command_name.1
```

Synopsis command

```
% lpr -t -P printer_name \  
$SYN_MAN_DIR/fmt2/command_name.2
```

Variable

```
% lpr -t -P printer_name \  
$SYN_MAN_DIR/fmt3/variable_name.3
```

Variable group

```
% lpr -t -P printer_name \  
$SYN_MAN_DIR/fmt3/variable_group_name.3
```

All attributes

```
% lpr -t -P printer_name \  
$SYN_MAN_DIR/fmt3/attributes.3
```

Attribute group

```
% lpr -t -P printer_name \  
$SYN_MAN_DIR/fmt3/attribute_group_name.3
```

You cannot print error, warning, or information message man pages from UNIX.

---

## Printing Man Pages From dc\_shell

You cannot print man pages from dc\_shell.

---

## User Commands

Invoke user commands from a UNIX shell.

### **bc\_view**

Runs the BCView performance analysis tool.

**bc\_view**

*[-f project\_file]*

*[-license\_preference package | individual]*

### **aman**

Displays Synopsys extended error messages.

**aman** *[error\_message\_code]*

### **cache\_ls**

Lists elements in a Synopsys cache.

**cache\_ls**

*cache\_dir*

*reg\_expr*

### **cache\_rm**

Removes elements from a Synopsys cache.

**cache\_rm**

*cache\_dir*

*reg\_expr*

### **create\_types**

Extracts user-defined type information from VHDL package files.

**create\_types**

*[-nc]*

*[-w lib]*

*[-v]*

*[-o logfile]*

*file\_list*

## **dc\_shell-t**

Invokes the Design Compiler shell in dctcl mode. For more information, see the man page for dc\_shell.

### **dc\_shell-t**

```
[-f script_file]  
[-x command_string]  
[-no_init]  
[-checkout feature_list]  
[-wait wait_time]  
[-timeout timeout_value]  
[-version]  
[-behavioral]  
[-fpga]  
[-syntax_check | -context_check]
```

## **dc\_shell**

Invokes the Design Compiler command shell.

### **dc\_shell**

```
[-f script_file]  
[-x command_string]  
[-no_init]  
[-checkout feature_list]  
[-tcl_mode]  
[-wait wait_time]  
[-timeout timeout_value]  
[-version]  
[-behavioral]  
[-fpga]  
[-syntax_check | -context_check]
```

## **design\_analyzer**

Runs the Design Analyzer menu interface in the X Window System.

### **design\_analyzer**

```
[-menu_script]  
[-no_menu_script]  
[-f script_file]  
[-x command_string]  
[-no_init]  
[-checkout feature_list]  
[-timeout timeout_value]  
[-version]  
[-behavioral]  
[-fpga]  
[-syntax_check | -context_check]
```



## **design\_vision**

Runs Design Vision visualization for Synopsys synthesis products.

### **design\_vision**

```
[-f script_file]  
[-x command_string]  
[-no_init]  
[-checkout feature_list]  
[-timeout timeout_value]  
[-version]  
[-behavioral]  
[-syntax_check | -context_check]  
[-tcl_mode]
```

## **lc\_shell**

Runs the Library Compiler command shell.

### **lc\_shell**

```
[-f script_file]  
[-x command_string]  
[-no_init]  
[-version]
```

## **library\_compiler**

Runs the Library Compiler graphical interface in the X window system.

### **library\_compiler**

```
[-f script_file]  
[-x command_string]  
[-no_init]  
[-version]
```

## **ra\_shell**

Runs the RTL Analyzer command shell.

### **ra\_shell**

```
[-f script_file]  
[-x command_string]  
[-no_init]  
[-checkout feature_list]  
[-timeout timeout_value]  
[-version]
```

## **synenc**

Runs the Synopsys Encryptor for HDL source code.

### **synenc**

```
[-r synopsys_root]  
file_list
```

## **synopsys\_users**

Lists the current users of the Synopsys licensed features.

```
synopsys_users [feature_list]
```

---

# Synthesis Commands

This section contains the following subsections:

- Command Syntax
- Commands Specific to dcsh Mode
- Commands Specific to dctcl Mode

---

## Command Syntax

Invoke these commands from within a synthesis tool. Unless otherwise noted, all commands are available in both dcsh and dctcl mode.

### **acs\_check\_directories** (dctcl-mode only)

Checks Automated Chip Synthesis (ACS) directory structure settings for correctness. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int acs_check_directories
```

### **acs\_compile\_design** (dctcl-mode only)

Compiles the constrained RTL to a netlist using constraints propagated from the top-level design. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int acs_compile_design  
[-destination pass_name]  
[-prepare_only]  
[-force]  
[-update]  
[-update_source source_pass]  
design_name
```

### **acs\_create\_directories** (dctcl-mode only)

Creates the project directory tree for Automated Chip Synthesis. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int acs_create_directories
```

### **acs\_get\_parent\_partition** (dctcl-mode only)

Creates a collection of designs that are compile partitions and that contain the specified subdesign. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
string acs_get_parent_partition  
design_name  
[-hierarchy]  
[-list]
```

### **acs\_get\_path** (dctcl-mode only)

Gets the path location for the specified file. To specify a file, specify its file type and, for pass-dependent files, its pass directory. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
string acs_get_path  
-file_type filetype  
[-mode read | write]  
[-pass pass_name]  
[[-name filename]  
[-append]]  
[-relative]
```

### **acs\_merge\_design** (dctcl-mode only)

Preprocesses a design for incremental design update by merging the modified designs and their parent compile partitions with the mapped design being updated. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int acs_merge_design  
-update design_list  
[-unmapped source_dir]  
[-mapped data_dir]  
[-type pre | post]  
[-destination dest_dir]  
design_name
```

### **acs\_read\_hdl** (dctcl-mode only)

Reads in the HDL source code of a design and generates the GTECH representation in memory. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int acs_read_hdl  
[design_name]  
[-hdl_source file_or_dir_list]  
[-exclude_list file_or_dir_list]  
[-format {verilog | vhdl}]  
[-recurse]  
[-no_dependency_check]  
[-no_elaborate]  
[-ignore_analyze_errors]  
[-library design_lib_name]  
[-verbose]
```

### **acs\_recompile\_design** (dctcl-mode only)

Compiles an unmapped constrained .db file using time budgets. The time budgets are created by using a previously-mapped design. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int acs_recompile_design  
-budget_source budget_pass  
-destination destination_pass  
[-source source_pass]  
[-prepare_only]  
[-force]  
[-update]  
[-update_source source_pass]  
design_name
```

### **acs\_refine\_design** (dctcl-mode only)

Refines an already mapped design. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int acs_refine_design  
[-source pass_name]  
[-destination pass_name]  
[-prepare_only]  
[-force]  
[-update]  
[-update_source source_pass]  
design_name
```

### **acs\_report\_directories** (dctcl-mode only)

Reports the current directory structure settings. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int acs_report_directories  
[-file_types type_list]
```

### **add\_module**

Reads in a specified library file containing module functional information and uses it to update an existing technology library.

```
int add_module  
[-overwrite]  
[-permanent]  
file_name  
library_name  
[-no_warnings]
```

### **add\_to\_collection** (dctcl-mode only)

Adds objects to a collection, resulting in a new collection. The base collection remains unchanged.

```
collection add_to_collection  
base_collection  
object_spec  
[-unique]
```

### **after** (dctcl-mode only)

Built-in Tcl command.

### **alias**

Defines an alias for a command, or lists current alias definitions.

```
int alias [identifier [expansion]]
```

### **all\_clocks**

Returns a list of all clocks in the current design. In `dctcl` mode, a collection is returned.

```
list all_clocks()
```

## **all\_cluster\_cells**

Returns a list of cells contained in the specified cluster. In dctl mode, a collection is returned.

```
list all_cluster_cells  
[-hierarchy]  
cluster_name
```

## **all\_clusters**

Returns a list of subclusters associated with a specified cluster or with the current design. In dctl mode, a collection is returned.

```
list all_clusters  
[-cluster cluster_name]  
[-leaf]
```

## **all\_connected**

Returns the objects connected to a net, port, pin, or a net or pin instance.

```
list all_connected object
```

## **all\_critical\_cells**

Returns a list of critical leaf cells in the top hierarchy of the current design. In dctl mode, a collection is returned.

```
list all_critical_cells  
[-slack_range range_value]
```

## **all\_critical\_pins**

Returns a list of critical endpoints or startpoints in the current design. In dctl mode, a collection is returned.

```
list all_critical_pins  
[-type endpoint | startpoint]  
[-slack_range range_value]
```

## **all\_designs**

Returns a list of all designs in the current design. In dctl mode, a collection is returned.

```
list all_designs
```

## **all\_fanin**

Reports pins, ports, or cells in the fanin of specified sinks.

```
list all_fanin  
-to sink_list  
[-startpoints_only]  
[-exclude_bboxes]  
[-break_on_bboxes]  
[-only_cells]  
[-flat]  
[-levels count]
```

## **all\_fanout**

Returns a set of pins, ports, or cells in the fanout of the specified sources.

```
list all_fanout  
-clock_tree  
-from source_list  
[-endpoints_only]  
[-exclude_bboxes]  
[-break_on_bboxes]  
[-only_cells]  
[-flat]  
[-levels count]
```

## **all\_inputs**

Returns a list of input or inout ports in the current design. In `dctcl` mode, a collection is returned.

```
list all_inputs  
[-clock clock_name]  
[-edge_triggered | -level_sensitive]
```

## **all\_outputs**

Returns a list of output or inout ports in the current design. In `dctcl` mode, a collection is returned.

```
list all_outputs  
[-clock clock_name]  
[-edge_triggered | -level_sensitive]
```



## **all\_registers**

Returns a list of sequential cells or pins in the current design. In `dctcl` mode, a collection is returned.

```
list all_registers
[-no_hierarchy]
[-clock clock_name]
[-cells]
[-data_pins]
[-clock_pins]
[-slave_clock_pins]
[-inverted_output]
[-output_pins]
[-level_sensitive | -edge_triggered]
[-master_slave]
```

## **allocate\_budgets** (dcsb-mode only)

Allocates budgets to the specified cells.

```
string allocate_budgets
[-incremental]
[-check_only]
[-create_context]
[-no_boundary_annotations]
[-effort allocation_effort]
[-min_register_to_output minimum_budget]
[-min_input_to_output minimum_budget]
[-min_input_to_register minimum_budget]
[-no_environment]
[-interblock_logic]
[-file_format_spec format_spec]
[-format script_format]
[-separator name_separator]
[-levels budget_levels]
[-write_context]
[-budget_design_ware]
[cell_list]
```

## **allocate\_partition\_budgets** (dctcl-mode only)

Creates budgets for the compile partitions in the specified design. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int allocate_partition_budgets  
-source src_pass  
-destination dst_pass  
[-absolute_paths]  
[-budget_shell budget_shell_exec]  
[-transcript_exec transcript_exec]  
[-format dcsh | dctcl]  
[-overconstrain overcstr]  
[-effort allocation_effort]  
[-interblock_logic]  
[-min_register_to_output minimum_budget]  
[-min_input_to_output minimum_budget]  
[-min_input_to_register minimum_budget]  
[-no_environment]  
[-generate_script_only]  
[-remove]  
design
```

## **analyze**

Analyzes HDL files and stores the intermediate format for the HDL description in the specified library.

```
int analyze  
[-library library_name]  
[-work library_name]  
[-format vhdl | verilog]  
[-create_update]  
[-update]  
[-define define_list]  
[schedule]  
file_list
```

## **annotate\_activity**

Sets (or resets) the `toggle_rate` and `static_probability` values for specified objects in the current design.

```
int annotate_activity  
[-static_probability sp_value]  
[-toggle_rate tr_value]  
[-clock clock_port_name]  
[-period period_value]  
[-hier]  
[-reset]  
[-select ports|regs|all]  
[-objects object_list]  
[-instances instance_list]
```

## **append** (dctcl-mode only)

Built-in Tcl command.

## **apropos** (dctcl-mode only)

Search the command database for a pattern.

```
string apropos  
[-symbols_only]  
pattern
```

## **array** (dctcl-mode only)

Built-in Tcl command.

## **attach\_region**

Attaches cells to an existing region.

```
int attach_region  
[-name region_name]  
cell_list
```

## **auto\_execok** (dctcl-mode only)

Built-in Tcl command.

## **auto\_import** (dctcl-mode only)

Built-in Tcl command.

## **auto\_load** (dctcl-mode only)

Built-in Tcl command.

## **auto\_load\_index** (dctcl-mode only)

Built-in Tcl command.

## **auto\_qualify** (dctcl-mode only)

Built-in Tcl command.

## **balance\_buffer**

Builds a balanced buffer tree on user-specified nets and drivers.

```
int balance_buffer  
[-verify]  
[-verify_hierarchically]  
[-verify_effort low | medium | high]  
[-from start_point_list]  
[-to end_point_list]  
[-net net_list]  
[-force]  
[-library library_name]  
[-prefer buffer | inverter | lib_cell_name]
```

## **balance\_registers**

Moves the registers of a design to achieve a minimum cycle time.

```
int balance_registers [design_name]
```

## **bc\_check\_design**

Performs a quick check of Behavioral Compiler scheduling information on the current design and reports incorrect coding styles.

```
int bc_check_design  
[-io_mode cycle_fixed | superstate_fixed]  
[-constraints]
```

## **bc\_dont\_register\_input\_port**

For Behavioral Compiler, disables automatic register allocation for the specified input port.

```
int bc_dont_register_input_port port_name
```

## **bc\_dont\_ungroup**

Prevents the compile command from ungrouping cells grouped by Behavioral Compiler, for the specified group classes or for all grouped cells in the current design.

```
int bc_dont_ungroup  
[-register]  
[-fsm]  
[-random_logic]  
[-prio_logic]  
[-array_logic]
```

## **bc\_group\_process**

For Behavioral Compiler, creates one level of hierarchy instead of flattening each process after scheduling.

```
int bc_group_process [-with_memory]
```

## **bc\_margin**

Sets the timing margin used by Behavioral Compiler.

```
int bc_margin  
[-process process_name]  
[-global margin]  
[-reg margin]  
[-fsm margin ]  
[-mux margin]  
[-preferred_FF cell_name]  
[-report_FF]
```

## **bc\_report\_arrays**

Reports conflicting and non-conflicting accesses to arrays mapped to register files within an elaborated behavioral design.

```
int bc_report_arrays  
[-conflicting]  
[-non_conflicting]
```

## **bc\_report\_memories**

Reports specific information about the memories instantiated within an elaborated behavioral design and in the available synthetic libraries.

```
int bc_report_memories  
[-synthetic_libraries]  
[-bindings]  
[-used_memories]  
[-conflicting]  
[-non_conflicting]
```

## **bc\_time\_design**

Calculates timing and area estimates and annotates them on the current design for Behavioral Compiler and SystemC Compiler.

```
int bc_time_design  
[-force]  
[-fastest]  
[-cache_preserved_functions library_name  
[-except designs]]  
[-use_cached_preserved_functions  
library_name [-recompile designs]]
```

## **bc\_view**

Invokes BCView on the current design.

```
int bc_view  
[-output out_db_file]  
[-project_file project_file_name]  
[-dont_start]  
[-cossap]  
[-search_additional path_list]  
[-host machine_name]  
[-arch architecture_name]
```

## **binary** (dctcl-mode only)

Built-in Tcl command.

## **break**

Immediately exits a loop structure.

```
int break
```

## **calculate\_rtl\_load**

Calculates RTL load values using layout-based annotation.

```
int calculate_rtl_load  
-capacitance  
-delay pin_net_list
```

## **catch** (dctcl-mode only)

Built-in Tcl command.

## **cd**

Changes the current directory.

```
int cd [directory]
```

## **cell\_of**

Returns the cell objects for given pins in the current design.

```
list cell_of [object_list]
```

## **chain\_operations**

Specifies a list of operations to be scheduled by Behavioral Compiler for a specified process or for all processes.

```
int chain_operations  
[-process process_name] operation_names
```

## **change\_link**

Changes the design to which a cell is linked.

```
int change_link  
object_list  
design_name
```

## **change\_names**

Changes the names of ports, cells, and nets in a design.

```
int change_names  
[-rules name_rules]  
[-hierarchy]  
[-verbose]  
[-names_file names_file]  
[-log_changes log_file_name]
```

## characterize

Captures information about the environment of specific cell instances, and assigns the information as attributes on the design to which the cells are linked.

```
int characterize  
cell_list  
[-no_timing]  
[-constraints]  
[-connections]  
[-power]  
[-verbose]
```

## check\_bindings

Checks the bindings in a synthetic library module definition.

```
int check_bindings  
[-bindings binding_list]  
[-pin_widths pin_width_list]  
module_name
```

## check\_bsd

Checks whether a design's boundary-scan implementation is compliant with IEEE Std 1149.1.

```
int check_bsd  
[-verbose]  
[-effort low | medium | high]
```

## check\_budget

Checks that user-specified budgets and fixed delays are consistent with path constraints.

```
string check_budget  
[-verbose]  
[-tolerance tolerance]  
[-from object_list]  
[-to object_list]  
[-no_environment]  
[-interblock_logic]  
cell_list
```



## check\_design

Checks the current design for consistency.

```
int check_design  
[-summary]  
[-no_warnings]  
[-one_level]  
[-post_layout | -only_post_layout]
```

## check\_dft

Checks a design against the design rules of a scan test methodology with test points that have been inserted by either Autofix or Shadow LogicDFT.

```
int check_dft  
[-verbose]  
[-check_contention true | false |  
scan_shift_only | capture_only]  
[-check_float true | false | scan_shift_only  
| capture_only]
```

## check\_error

Prints extended information on errors from last command.

```
int check_error  
[-verbose]  
[-reset]
```

## check\_implementations

Checks the implementations in a synthetic library module definition.

```
int check_implementations  
[-implementations implementation_list]  
[-parameters parameter_list]  
module_name
```

## check\_scan

Checks a design against the design rules of a scan test methodology.

```
int check_scan  
[-verbose]  
[-check_contention true | false]  
[-check_float true | false]
```

## **check\_synlib**

Performs semantic checks on synthetic libraries.

```
int check_synlib
```

## **check\_test**

Checks a design against the design rules of a scan test methodology.

```
int check_test  
[-verbose]  
[-check_contention true | false  
 | scan_shift_only | capture_only]  
[-check_float true | false  
 | scan_shift_only | capture_only]
```

## **check\_timing**

Warns about possible timing problems in the current design.

```
int check_timing  
[-overlap_tolerance minimum_distance]
```

## **check\_unmapped** (dcsh-mode only)

Checks for any unmapped design below the current design.

```
int check_unmapped
```

## **clean\_buffer\_tree**

Removes the buffer tree at a given driver pin on a mapped design.

```
int clean_buffer_tree  
[-from start_point_list |  
-to end_point_list | -net net_list]  
[-hierarchy]
```

## **clock** (dctcl-mode only)

Built-in Tcl command.

## **close** (dctcl-mode only)

Built-in Tcl command.

### **compare\_collections** (dctcl-mode only)

Compares the contents of two collections. If the same objects are in both collections, the result is 0 (like string compare). If they are different, the result is nonzero. The order of the objects can optionally be considered.

```
int compare_collections  
[-order_dependent]  
collection1  
collection2
```

### **compare\_design**

Compares two designs for functional equivalence.

```
int compare_design  
[-effort low | medium | high]  
[-jtag]  
[-fsm]  
[-verbose]  
[-hierarchical]  
design1 design2
```

### **compare\_fsm**

Compares the sequential behavior of two finite state machine designs.

```
int compare_fsm  
design1  
design2
```

### **compare\_lib**

Performs a cross-reference check between a technology library and a symbol library.

```
int compare_lib  
library1  
library2
```

## compile

Performs logic-level and gate-level synthesis and optimization on the current design. Performs logic-level and gate-level synthesis and optimization on the current design.

```
int compile
[-no_map]
[-map_effort low | medium | high]
[-area_effort none | low | medium | high]
[-incremental_mapping]
[-exact_map]
[-verify]
[-verify_hierarchically]
[-verify_effort low | medium | high]
[-ungroup_all]
[-boundary_optimization]
[-auto_ungroup area | delay]
[-no_design_rule | -only_design_rule |
-only_hold_time]
[-scan]
[-background run_name]
[-host machine_name]
[-arch architecture]
[-xterm]
[-top]
```

## compile\_partitions (dctcl-mode only)

Distributes compile jobs for a design. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

```
compile_partitions
-destination pass
```

## compile\_preserved\_functions

Compiles and/or writes netlists for preserved functions.

```
int compile_preserved_functions  
[preserved_functions]  
[-exclude preserved_functions]  
[-no_compile]  
[-compile_effort low | medium | high |  
1 | 2 | 3]  
[-include_script script_name]  
[-write]  
[-filename filename]  
[-design_library library_name]  
[-force_recompile]  
[-stages number_of_stages]  
[-clock_port_name clock_port_name]  
[-output_delay delay_value]  
[-input_delay delay_value]  
[-sync_reset reset_port_name]  
[-async_reset reset_port_name]  
[-reset_polarity high | low]
```

## compile\_systemc

Reads a SystemC source file, checks for compliance with SystemC Compiler synthesis policy and syntax, and creates an internal database (.db) if there are no errors.

```
int compile_systemc  
[-cpp cpp_program]  
[-cpp_options options]  
[-verbose]  
[-preserve functions]  
[-unroll loop_labels]  
[-trace]  
[-hls]  
[-rtl]  
[-rtl_format db | verilog]  
[-output output_file]  
[-single_file]  
[-w/-library directory_name]  
[-param module_spec_list]  
[-dont_rename module_list]  
file_name
```

## **compile\_ultra**

Performs a two-pass, high-effort compile flow on the current design for better QOR results.

```
int compile_ultra  
[-scan]  
[-no_uniquify]  
[-no_autoungroup]
```

## **concat** (dctcl-mode only)

Built-in Tcl command.

## **connect\_net**

Connects a specified net to specified pins or ports.

```
int connect_net  
net  
object_list
```

## **context\_check**

Enables or disables the Syntax Checker context\_check mode in which commands issued are checked for context errors.

```
int context_check true | false
```

## **continue**

Begins the next loop iteration.

```
int continue
```

## **copy\_collection** (dctcl-mode only)

Duplicates the contents of a collection, resulting in a new collection. The base collection remains unchanged.

```
collection copy_collection collection1
```

## **copy\_design**

Copies a design to a new design, or copies a list of designs to a new file in dc\_shell memory.

```
int copy_design  
source_design_name  
target_design_name
```

## create\_bsd\_patterns

Generates a set of functional patterns for a boundary-scan design.

```
int create_bsd_patterns  
[-output test_program_name]  
[-effort low | medium | high]  
[-type vector_type_list]
```

## create\_bounds

Creates a fixed movebound or floating group bound in the design.

```
int create_bounds  
[-name bound_name]  
[-coordinate {llx1 lly1 urx1 ury1 ...}]  
[-dimension {width height}]  
[-effort low | medium | high | ultra]  
[-type soft | hard]  
cell_list
```

## create\_bus

Creates a port bus or a net bus.

```
int create_bus  
object_list  
bus_name  
[-type type_name]  
[-sort]  
[-no_sort]  
[-start start_bit]  
[-end end_bit]
```

## create\_cache

Populates the cache directories with instances of the requested synthetic modules.

```
int create_cache  
-module module_list  
[-implementation implementation_list]  
[-parameters parameter_list]  
[-operating_condition operating_condition]  
[-wire_load list]  
[-report]
```

## **create\_cell**

Creates cells in the current design.

```
int create_cell  
cell_list  
[reference_name]  
[-logic logic_value]  
[-only_physical]
```

## **create\_clock**

Creates a clock object and defines its waveform in the current design.

```
int create_clock  
[port_pin_list]  
[-name clock_name]  
[-period period_value]  
[-waveform edge_list]
```

## **create\_cluster**

Creates a cluster in the physical hierarchy of the design.

```
int create_cluster  
[-name cluster_name]  
[-keep]  
[-multibits]  
[-parent parent_cluster_object]  
object_list
```

## **create\_command\_group** (dctcl-mode only)

Creates a new command group.

```
string create_command_group group_name
```

## **create\_design**

Creates a design in dc\_shell memory.

```
int create_design  
design_name  
[file_name]
```



## **create\_generated\_clock**

Creates a generated clock object.

```
string create_generated_clock  
[-name clock_name]  
-source master_pin  
[-divide_by divide_factor | -multiply_by  
multiply_factor]  
[-duty_cycle percent]  
[-invert]  
[-edges edge_list]  
[-edge_shift edge_shift_list]  
port_pin_list
```

## **create\_multibit**

Creates a multibit component for the specified list of cells in the current design.

```
int create_multibit  
object_list  
[-name multibit_name]  
[-sort]  
[-no_sort]
```

## **create\_net**

Creates nets in the current design.

```
int create_net  
[-instance instance]  
net_list
```

## **create\_operating\_conditions**

Creates a new set of operating conditions in a library.

```
int create_operating_conditions  
-name name  
-library library_name  
-process process_value  
-temperature temperature_value  
-voltage voltage_value  
[-tree_type tree_type]  
[-calc_mode calc_mode]  
[-rail_voltages rail_value_pairs]
```

## **create\_pass\_directories** (dctcl-mode only)

Creates the directory structure required for storing ACS data. For use in Tcl mode of dc\_shell only.

```
int create_pass_directories pass_list
```

## create\_port

Creates ports in the current design.

```
int create_port
port_list
[-direction dir]
```

## create\_schematic

Generates a schematic for the current design.

```
int create_schematic
[-hierarchy]
[-size sheet_size]
[-portrait]
[-fill_percent fill_value]
[-outputs_attract]
[-order_outputs output_port_list]
[-sort_outputs]
[-dont_left_justify_inputs]
[-schematic_view]
[-symbol_view]
[-hier_view]
[-no_bus]
[-bit_mappers]
[-implicit]
[-no_rippers]
[-sge]
[-no_type_mappers]
[-reference]
[-gen_database]
```

## create\_test\_clock

Defines the timing of a clock applied to a design during manufacturing test.

```
int create_test_clock port_list
-waveform two_value_rise_fall_edge_list
[-period period_value]
[-internal_clocks true | false | default]
```

## create\_test\_patterns

This command is obsolete. Use the command `estimate_test_coverage` for test coverage estimation and see the man page for syntax. To generate test vectors, use TetraMAX ATPG.

## **create\_test\_schedule**

Define a series of test modes for the purpose of core test scheduling.

```
int create_test_schedule
```

## **create\_wire\_load**

Creates wire load models for the current design.

```
int create_wire_load  
[-design design_name]  
[-cell cell_list]  
[-cluster cluster_name]  
[-hierarchy]  
[-this_level_nets_only]  
[-mode top | enclosed]  
[-name model_name]  
[-output file_name]  
[-update_lib library_name]  
[-write_script script_file_name]  
[-dont_smooth]  
[-trim trim_value]  
[-percentile percentile_value]  
[-total_area area]  
[-statistics]
```

## **current\_design**

Sets the working design in dc\_shell.

```
string current_design [design]
```

## **current\_design\_name** (dctcl-mode only)

Built-in Tcl command.

## **current\_instance**

Sets the working instance object in dc\_shell and enables other commands to be used on a specific cell in the design hierarchy.

```
string current_instance [instance]
```

## **current\_test\_mode**

Sets or gets the working test mode for the current design.

```
int current_test_mode [test_mode_label]
```

**date** (dctcl-mode only)

Returns a string containing the current date and time.

string **date**

**dbatt** (dctcl-mode only)

Built-in Tcl command.

**dbatt\_db** (dctcl-mode only)

Built-in Tcl command.

**dc\_allocate\_budgets**

Allocates budgets to specified cells.

```
string dc_allocate_budgets  
[cell_list]  
[-write_script]  
[-file_format_spec format_spec]  
[-format dcsd | dctcl]  
[-separator hierarchy_separator]  
[-mode rtl | gate | mixed]  
[-positive_slack_only]  
[-budget_design_ware]  
[-levels budget_levels]  
[-no_interblock_logic]
```

**define\_design\_lib**

Maps a design library to a UNIX directory.

```
int define_design_lib  
library_name  
-path directory
```

## **define\_name\_rules**

Defines a set of name rules for designs.

```
int define_name_rules
name_rules
[-max_length length]
[-target_bus_naming_style bus_naming_style]
[-allowed allowed_chars]
[-restricted restricted_chars]
[-first_restricted first_chars]
[-last_restricted last_chars]
[-reserved_words reserves]
[-replacement_char char]
[-remove_chars]
[-equal_ports_nets]
[-inout_ports_equal_nets]
[-collapse_name_space]
[-case_insensitive]
[-special output_format]
[-prefix prefix_name]
[-map map_string]
[-type object_type]
[-reset]
```

## **define\_proc\_attributes** (dctcl-mode only)

Defines attributes of a Tcl procedure, including an information string for help, a command group, a set of argument descriptions for help, and so on. The command returns the empty string.

```
string define_proc_attributes
proc_name
[-info info_text]
[-define_args arg_defs]
[-command_group group_name]
[-hide_body]
[-hidden]
[-dont_abbrev]
[-permanent]
```

## **define\_test\_mode**

Define a test mode for the purpose of model inference.

```
int define_test_mode
test_mode_label
[-type mode_purpose]
string test_mode_label
string mode_purpose
```

## **delete\_test** (dctcl-mode only)

Built-in Tcl command.

## **derive\_clocks**

Creates clock objects for network source pins or ports in the current design.

```
int derive_clocks
```

## **derive\_constraints**

Propagates design environment, constraints, and attribute settings from the top-level design to the specified subdesigns.

```
int derive_constraints  
[-attributes_only]  
[-verbose]  
[-budget]  
cell_list
```

## **derive\_timing\_constraints**

Derives timing requirements and places that constraint information on the current design.

```
int derive_timing_constraints  
[-fix_hold]  
[-min_delay]  
[-no_max_delay]  
[-no_max_period]  
[-max_delay_scale max_delay_scale_factor]  
[-min_delay_scale min_delay_scale_factor]  
[-period_scale max_period_scale_factor]  
[-separate_rise_and_fall]
```

## **detach\_region**

Detaches cells from an existing region.

```
int detach_region  
[-name region_name]  
cell_list
```

## **disconnect\_net**

Disconnects a net from pins or ports.

```
int disconnect_net net object_list -all
```

## **dont\_chain\_operations**

Constrains what operations are allowed to be chained by Behavioral Compiler for a specified process or for all processes.

```
int dont_chain_operations  
[-process process_name]  
[-into]  
[-from] {operation_names}
```

## **drive\_of**

Returns the drive resistance value of the specified library cell pin.

```
float drive_of  
library_cell_pin  
[-rise | -fall]  
[-wire_drive]  
[-piece best | worst | average | int_value]
```

## **echo**

Displays literal strings and values of variables and expressions in `dc_shell` or in `dc_shell-t`.

`dc_shell`:

```
int echo  
[-n]  
[text_string]  
[variable]  
[(expression)]
```

`dc_shell-t`:

```
int echo  
[-n]  
[text_string]  
[$variable]  
[[expr expression]]
```

## **elaborate**

Builds a design from the intermediate format of a Verilog module, a VHDL entity and architecture, or a VHDL configuration.

```
int elaborate  
design_name  
[-library library_name | -work library_name]  
[-architecture arch_name]  
[-parameters param_list]  
[-file_parameters file_list]  
[-update]  
[-schedule]  
[-gate_clock]
```

## **encoding** (dctcl-mode only)

Built-in Tcl command.

## **encrypt\_lib**

Encrypts a VHDL source library file.

```
int encrypt_lib  
file_name  
[-output encrypted_file]
```

## **eof** (dctcl-mode only)

Built-in Tcl command.

## **error** (dctcl-mode only)

Built-in Tcl command.

## **error\_info** (dctcl-mode only)

Prints extended information on errors from last command.

```
string error_info
```

## **estimate\_test\_coverage**

Generates test coverage statistics on the current design.

```
int estimate_test_coverage  
[-sample percent]
```

## **eval** (dctcl-mode only)

Built-in Tcl command.



**exec** (dctcl-mode only)

Built-in Tcl command.

**execute** (dcsch-mode only)

Executes command arguments.

```
int execute  
[-s]  
command  
[arguments]
```

**exit**

Exits dc\_shell.

```
int exit [exit_code_value]
```

**expr** (dctcl-mode only)

Built-in Tcl command.

**externalize\_cell**

Makes a cell instance used by Behavioral Compiler external to the current design after scheduling.

```
int externalize_cell {cell_names}
```

**extract**

Extracts a state-machine representation from a netlist or HDL description.

```
int extract  
[-minimize]  
[-reachable]
```

**extract\_ilm**

Transforms the current design into interface logic model (ILM) and writes out the model to the specified output file in .db format. After command execution, the design in memory is the interface logic model.

```
int extract_ilm  
[-include_side_load side_load_type]  
[-physical]  
[-verbose]  
-output file_name
```

**fblocked** (dctcl-mode only)

Built-in Tcl command.

**fconfigure** (dctcl-mode only)

Built-in Tcl command.

**fcopy** (dctcl-mode only)

Built-in Tcl command.

**file** (dctcl-mode only)

Built-in Tcl command.

**fileevent** (dctcl-mode only)

Built-in Tcl command.

**filter**

Returns a list of design objects that satisfy a conditional attribute expression.

```
list filter  
object_list  
expression  
[-dont_check_real_objects]
```

**filter\_collection** (dctcl-mode only)

Filters a collection, resulting in a new collection. The base collection remains unchanged.

```
collection filter_collection  
base_collection  
expression  
[-regexp]  
[-nocase]
```

**find**

Finds a design or library object.

```
list find  
type  
[name_list]  
[-hierarchy]  
[-flat]
```

**flush** (dctcl-mode only)

Built-in Tcl command.

**for** (dctcl-mode only)

Built-in Tcl command.

## **foreach**

Specifies the control structure for list traversal loop execution.

```
int foreach
(variable_name, list_expression)
{
  loop_statement_block
}
```

## **foreach\_in\_collection** (dctcl-mode only)

Iterates over the elements of a collection.

```
string foreach_in_collection
itr_var
collections
body
```

## **format** (dctcl-mode only)

Built-in Tcl command.

## **get\_attribute**

Returns the value of an attribute on a list of design or library objects.

```
list get_attribute
object_list
attribute_name
[-bus]
[-quiet]
```

## **get\_cells** (dctcl-mode only)

Creates a collection of cells from the current design relative to the current instance. You can assign these cells to a variable or pass them into another command. For use in Tcl-based dc\_shell only.

```
string get_cells
[-hierarchical]
[-quiet]
[-regexp]
[-nocase]
[-exact]
[-filter expression]
patterns | -of_objects objects
```

### **get\_clocks** (dctcl-mode only)

Creates a collection of clocks from the current design. You can assign these clocks to a variable or pass them into another command. For use in Tcl-based dc\_shell only.

```
string get_clocks  
[-quiet]  
[-regex]  
[-nocase]  
[-filter expression]  
patterns
```

### **get\_clusters** (dctcl-mode only)

Creates a collection of one or more clusters loaded into dc\_shell. You can assign these clusters to a variable or pass them into another command. For use in Tcl-based dc\_shell only.

```
string get_clusters  
[-hierarchical]  
[-quiet]  
[-regex]  
[-nocase]  
[-exact]  
[-filter expression]  
[patterns]
```

### **get\_design\_lib\_path**

Returns the directory to which the specified library is mapped.

```
int get_design_lib_path library_name
```

### **get\_design\_parameter**

Returns the value of a parameter on a parameterized design object. The parameter can be a generic in VHDL or a parameter in Verilog.

```
int get_design_parameter  
parameter_name  
[-quiet]
```

### **get\_designs** (dctcl-mode only)

Creates a collection of one or more designs loaded into `dc_shell`. You can assign these designs to a variable or pass them into another command. For use in Tcl-based `dc_shell` only.

```
string get_designs  
[-hierarchical]  
[-quiet]  
[-regexp]  
[-nocase]  
[-exact]  
[-filter expression]  
patterns
```

### **get\_generated\_clocks** (dctcl-mode only)

Creates a collection of generated clocks. For use in Tcl mode of `dc_shell` only.

```
string get_generated_clocks  
[-quiet]  
[-regexp]  
[-nocase]  
[-filter expression]  
patterns
```

### **get\_ilm\_objects**

Returns a collection of nets, cells, or pins that are part of the interface logic for the current design.

```
collection get_ilm_objects  
[-type {net | pin | cell}]
```

### **get\_lib\_cells** (dctcl-mode only)

Creates a collection of library cells from libraries loaded into `dc_shell`. You can assign these library cells to a variable or pass them into another command. For use in Tcl-based `dc_shell` only.

```
string get_lib_cells  
[-filter expression]  
[-quiet]  
[-regexp]  
[-nocase]  
[-exact]  
patterns | -of_objects  
objects
```

### **get\_lib\_pins** (dctcl-mode only)

Creates a collection of library cell pins from libraries loaded into `dc_shell`. You can assign these library cell pins to a variable or pass them into another command. For use in Tcl-based `dc_shell` only.

```
string get_lib_pins  
[-filter expression]  
[-quiet]  
[-regexp]  
[-nocase]  
[-exact]  
patterns | -of_objects  
objects
```

### **get\_libs** (dctcl-mode only)

Creates a collection of libraries loaded into `dc_shell`. You can assign these libraries to a variable or pass them into another command. For use in Tcl-based `dc_shell` only.

```
string get_libs  
[-filter expression]  
[-quiet]  
[-regexp]  
[-nocase]  
[-exact]  
patterns | -of_objects  
objects
```

### **get\_license**

Obtains a license for a feature.

```
int get_license feature_list
```

### **get\_message\_info** (dctcl-mode only)

Returns information about diagnostic messages.

```
string get_message_info  
[-error_count | -warning_count |  
-info_count]
```

### **get\_multibits** (dctcl-mode only)

Creates a collection of one or more multibits loaded into `dc_shell`. You can assign these multibits to a variable or pass them into another command. For use in Tcl-based `dc_shell` only.

```
string get_multibits  
[-hierarchical]  
[-quiet]  
[-regexp]  
[-nocase]  
[-exact]  
[-filter expression]  
[patterns]
```

### **get\_nets** (dctcl-mode only)

Creates a collection of nets from the current design. You can assign these nets to a variable or pass them into another command. For use in Tcl-based `dc_shell` only.

```
string get_nets  
[-hierarchical]  
[-filter expression]  
[-quiet]  
[-regexp]  
[-nocase]  
[-exact]  
patterns | -of_objects  
objects
```

### **get\_object\_name** (dctcl-mode only)

Returns the name of the object in a single-object collection. For use in Tcl-based `dc_shell` only.

```
string get_object_name collection
```

### **get\_path\_groups** (dctcl-mode only)

Creates a collection of path groups from the current design. You can assign these path groups to a variable or pass them into another command. For use in Tcl mode of `dc_shell` only.

```
string get_path_groups  
[-quiet]  
[-regex]  
[-nocase]  
[-filter expression]  
patterns
```

### **get\_pins** (dctcl-mode only)

Creates a collection of pins from the current design. You can assign these pins to a variable or pass them into another command. For use in Tcl-based `dc_shell` only.

```
string get_pins  
[-hierarchical]  
[-filter expression]  
[-quiet]  
[-regex]  
[-nocase]  
[-exact]  
[-leaf]  
patterns | -of_objects  
objects
```

### **get\_ports** (dctcl-mode only)

Creates a collection of ports from the current design. You can assign these ports to a variable or pass them into another command. For use in Tcl-based `dc_shell` only.

```
string get_ports  
[-filter expression]  
[-quiet]  
[-regex]  
[-nocase]  
[-exact]  
patterns | -of_objects  
objects
```



### **get\_references** (dctcl-mode only)

Creates a collection of one or more references loaded into `dc_shell`. You can assign these references to a variable or pass them into another command. For use in `dc_shell -tcl` mode only.

```
string get_references  
[-hierarchical]  
[-quiet]  
[-regexp]  
[-nocase]  
[-exact]  
[-filter expression]  
patterns
```

### **get\_timing\_paths** (dctcl-mode only)

Creates a collection of timing paths for custom reporting and other processing. You can assign these timing paths to a variable or pass them into another command.

```
string get_timing_paths  
[-to to_list]  
[-from from_list]  
[-through through_list]  
[-delay_type delay_type]  
[-nworst paths_per_endpoint]  
[-max_paths max_path_count]  
[-enable_preset_clear_arcs]  
[-group group_name]  
[-true]  
[-true_threshold path_delay]  
[-greater greater_limit]  
[-lesser lesser_limit]  
[-slack_greater_than greater_slack_limit]  
[-slack_lesser_than lesser_slack_limit]  
[-include_hierarchical_pins]
```

### **get\_unix\_variable**

Returns the value of a UNIX environment variable.

```
string get_unix_variable variable_name
```

### **getenv** (dctcl-mode only)

Returns the value of a system environment variable.

```
string getenv variable_name
```

**gets** (dctcl-mode only)

Built-in Tcl command.

**glob** (dctcl-mode only)

Built-in Tcl command.

**global** (dctcl-mode only)

Built-in Tcl command.

**group**

Creates a new level of hierarchy.

```
int group  
[cell_list | -logic | -pla | -fsm]  
[-soft | -hdl_block block_name |  
-hdl_all_blocks | -hdl_bussed]  
[-design_name design_name]  
[-cell_name cell_name]  
[-except exclude_list]
```

**group\_path**

Groups a set of paths for cost function calculations.

```
int group_path  
[-weight weight_value]  
[-critical_range range_value]  
-default | -name group_name  
[-from from_list]  
[-to to_list]  
[-through through_list]
```

**group\_variable**

Adds a variable to the specified variable group. This command is typically used by the system administrator only.

```
int group_variable group_name variable_name
```

## help

In standard dc\_shell (dcsh mode), the help command displays man pages for Synopsys commands. In Tcl-based dc\_shell (dctcl mode), it displays quick help for one or more commands.

dc\_shell:

```
int help [topic]
```

dc\_shell-t:

```
string help  
[-verbose]  
pattern
```

## highlight\_path

Highlights timing paths in a schematic.

```
int highlight_path  
[pin_port_list]  
[-from source_pins_or_ports]  
[layer_name]  
[-critical_path]  
[-min]  
[-max]  
[-min_rise]  
[-min_fall]  
[-max_rise]  
[-max_fall]  
[-no_auto_cycle]
```

## history

Displays the history list (an ordered list of previously executed commands).

dc\_shell:

```
int history  
[-h]  
[-r]  
[n]
```

dc\_shell-t:

```
string history  
[-h]  
[-r]  
[n]  
[keep m]  
[advanced_args]
```

## **identify\_interface\_logic**

Sets the `is_interface_logic` attribute on cells, nets and pins of the current design that are part of its interface logic.

```
int identify_interface_logic  
[-ignore_ports port_list]  
[-latch_level levels]
```

## **if**

Conditional execution control structure.

`dc_shell`:

```
if ( expression ) {  
then-statement-block  
}
```

`dc_shell-t`:

```
if { expression } {  
then-statement-block  
}
```

## **ignore\_array\_loop\_precedences**

Removes loop-carried dependencies between array accesses for the Behavioral Compiler product.

```
int ignore_array_loop_precedences  
[-process process_name]  
operations
```

## **ignore\_array\_precedences**

Removes dependency-related constraints between array accesses for the Behavioral Compiler product.

```
int ignore_array_precedences  
[-process process_name]  
-from_set from_operations  
-to_set to_operations
```

## **ignore\_memory\_loop\_precedences**

Removes loop carried dependencies between memory accesses for the Behavioral Compiler product.

```
int ignore_memory_loop_precedences  
[-process process_name]  
operations
```

## **ignore\_memory\_precedences**

Removes dependency related constraints between memory accesses for the Behavioral Compiler product.

```
int ignore_memory_precedences  
[-process process_name]  
-from set from_operations  
-to set to_operations
```

## **include** (dcsh-mode only)

Executes a script of dc\_shell commands. For use in standard dc\_shell (dcsh mode) only.

```
int include  
file_name  
[-quiet]
```

## **incr** (dctcl-mode only)

Built-in Tcl command.

## **index\_collection** (dctcl-mode only)

Given a collection and an index into it, if the index is in range, extracts the object at that index and creates a new collection containing only that object. The base collection remains unchanged.

```
collection index_collection  
collection1  
index
```

## **info** (dctcl-mode only)

Built-in Tcl command.

## **insert\_bsd**

Creates ANSI/IEEE Std 1149.1-compliant boundary scan circuitry using DesignWare macro cells.

```
int insert_bsd
```

## **insert\_clock\_gating**

Performs clock gating on an appropriately-prepared GTECH netlist.

```
int insert_clock_gating -mc
```

## insert\_dft

Adds test points and scan chains to the current design.

```
int insert_dft
[-dont_fix_constraint_violations]
[-map_effort low | medium | high]
[-ignore_compile_design_rules]
[-no_scan]
[-background run_name]
[-host machine_name]
[-arch architecture]
[-xterm]
[-physical]
```

## insert\_jtag (dctcl-mode only)

Built-in Tcl command.

## insert\_pads

Inserts I/O pads in a design.

```
int insert_pads
[-verify]
[-verify_hierarchically]
[-verify_effort low | medium | high]
[-thru_hierarchy]
[-respect_hierarchy]
[design_list]
```

## insert\_scan

Adds scan circuitry to the current design.

```
int insert_scan
[-dont_fix_constraint_violations]
[-map_effort low | medium | high]
[-ignore_compile_design_rules]
[-physical]
[-background run_name]
[-host machine_name]
[-arch architecture]
[-xterm]
```

## interp (dctcl-mode only)

Built-in Tcl command.

### **is\_false** (dctcl-mode only)

Tests the value of a specified variable, and returns a 1 if the value is 0 or the case-insensitive string is false; returns a 0 if the value is 1 or the case-insensitive string is true. For use in Tcl-based dc\_shell only.

```
int is_false value
```

### **is\_true** (dctcl-mode only)

Tests the value of a specified variable, and returns a 1 if the value is 1 or the case-insensitive string is true; returns a 0 if the value is 0 or the case-insensitive string is false. For use in Tcl-based dc\_shell only.

```
int is_true value
```

### **join** (dctcl-mode only)

Built-in Tcl command.

### **lappend** (dctcl-mode only)

Built-in Tcl command.

### **lib2saif**

Creates a SAIF forward-annotation file from a specified library file or from a list of library files.

```
int lib2saif  
[-output file_name]  
[-lib_pathname lib_path_name]  
library_file_name
```

### **library\_analysis** (dctcl-mode only)

Built-in Tcl command.

### **license\_users**

Lists the current users of the Synopsys licensed features.

```
license_users [feature_list]
```

### **lindex** (dctcl-mode only)

Built-in Tcl command.

## link

Resolves design references.

```
int link
```

## linsert (dctcl-mode only)

Built-in Tcl command.

## list

In standard `dc_shell` (dcsh mode), lists information about the commands, variables, and licenses currently in Design Analyzer or standard `dc_shell` (dcsh mode). In Tcl-based `dc_shell`, it creates a list.

`dc_shell`:

```
int list {-commands | -variables  
variable_group | variable_name | -licenses |  
-files}
```

`dc_shell-t`:

```
list ? arg1 arg2 arg arg ... ?
```

## list\_attributes (dctcl-mode only)

Lists currently defined attributes. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
string list_attributes  
[-application]  
[-class class_name]
```

## list\_designs

List the designs available in `dc_shell`.

```
int list_designs  
[design_list]  
[-show_file]
```

## list\_files (dctcl-mode only)

Lists the files that are loaded into `dc_shell`. For use in Tcl-based `dc_shell` only.

```
int list_files
```



## **list\_instances**

Lists the instances in dc\_shell.

```
int list_instances  
[instance_list]  
[-hierarchy]  
[-max_levels num_levels]  
[-full]
```

## **list\_libs**

Lists the available libraries in dc\_shell or psyn\_shell.

```
int list_libs [lib_list]
```

## **list\_licenses** (dctcl-mode only)

Displays a list of licenses currently checked out by the user. For use in dc\_shell -tcl\_mode only.

```
string list_licenses
```

## **list\_test\_models**

List the designs with test models available in dc\_shell.

```
int list_test_models
```

## **list\_test\_modes**

Displays all the test modes defined for the current design.

```
int list_test_modes
```

## **llength** (dctcl-mode only)

Built-in Tcl command.

## **lminus** (dctcl-mode only)

Removes one or more named elements from a list and returns a new list.

```
list lminus  
the_list  
elements
```

## **load\_of**

Returns the capacitance of the specified library cell pin.

```
float load_of library_cell_pin
```

**lrange** (dctcl-mode only)  
Built-in Tcl command.

**lreplace** (dctcl-mode only)  
Built-in Tcl command.

**ls** (dctcl-mode only)  
Lists the contents of a directory.  
`int ls [filename ...]`

**lsearch** (dctcl-mode only)  
Built-in Tcl command.

**lsort** (dctcl-mode only)  
Built-in Tcl command.

**man** (dctcl-mode only)  
Displays reference manual pages.  
`string man topic`

## **merge\_saif**

Reads a list of SAIF files with their corresponding weights, annotates switching activity attributes with merged toggle\_rate and merged static\_probability for nets, pins, and ports in the current design, and generates a merged output SAIF file.

```
int merge_saif  
-input_list saif_file_and_weight_list  
-instance_name inst_name  
[-output merged_saif_name]  
[-simple_merge]  
[-ignore ignore_name]  
[-ignore_absolute ig_absolute_name]  
[-exclude exclude_file_name]  
[-exclude_absolute ex_absolute_file_name]  
[-unit_base unit_value]  
[-scale scale_value]  
[-khrate khrate_value]
```

## **minimize\_fsm**

Performs state minimization on a state table design.

```
int minimize_fsm
```

## **namespace** (dctcl-mode only)

Built-in Tcl command.

## **open** (dctcl-mode only)

Built-in Tcl command.

## **optimize\_bsd**

Optimizes ANSI/IEEE Std 1149.1-compliant boundary-scan circuitry synthesized by the `insert_bsd` command using DesignWare macro cells.

```
int optimize_bsd
```

## **optimize\_registers**

Performs (register) retiming on a mapped gate-level netlist; determines the placement of registers in a design to achieve a target clock period; and minimizes the number of registers while maintaining that clock period.

```
int optimize_registers  
[design_name]  
[-period period_value]  
[-no_clock_correction]  
[-minimum_period_only]  
[-flatten]  
[-no_incremental_map]  
[-no_compile]  
[-sync_transform multiclass | decompose |  
dont_retime]  
[-async_transform multiclass | decompose |  
dont_retime]  
[-sync_state preserve | dont_care]  
[-async_state preserve | dont_care]  
[-check_design [-verbose]]  
[-print_critical_loop]
```

## **package** (dctcl-mode only)

Built-in Tcl command.

## **parent\_cluster**

Returns the name of the parent cluster of the passed cluster.

```
string parent_cluster cluster_object
```

## **parse\_proc\_arguments** (dctcl-mode only)

Parses the arguments passed into a Tcl procedure.

```
string parse_proc_arguments  
-args arg_list  
result_array
```

## **partition\_dp**

Transforms arithmetic operators (for example, addition, subtraction, and multiplication) into datapath blocks to be implemented by a datapath generator for the specified design or for the current design.

```
int partition_dp  
[design_name]  
[-duplicate]  
[-dont_split]
```

## **pid** (dctcl-mode only)

Built-in Tcl command.

## **pipeline\_design**

Pipelines combinational designs by adding registers at the outputs and retiming the circuit.

```
int pipeline_design  
design_name  
[-period period_value]  
[-flatten]  
[-stages number_of_stages ]  
[-stall_ports port_list]  
[-stall_polarity high | low]  
[-sync_reset reset_port |  
-async_reset reset_port]  
[-reset_polarity high | low]  
[-clock_port_name clock_port]  
[-no_incremental_map]  
[no_compile]  
[-check_design [-verbose]]  
[-print_critical_loop]  
[-no_clock_correction]  
[-minimum_period_only]  
[-register_outputs]
```

## pipeline\_loop

Specifies the name of a loop for Behavioral Compiler to pipeline.

```
int pipeline_loop  
loop_name  
-initiation_interval interval_time  
-latency latency_time
```

## plot

Plots the schematic or symbol view for the current design using PostScript format.

```
int plot  
[-hierarchy]  
[-sheet_list sheet_number_list]  
[-output file_name]  
[-symbol_view]  
[-schematic_view]
```

## preschedule

Directs Behavioral Compiler to schedule an operation or operations in a specific cycle for a specified process or for all processes.

```
int preschedule  
[-process process_name]  
{operation_names}  
cycle
```

## preview\_bsd

Previews the boundary-scan design.

```
int preview_bsd  
[-show cells | data_registers | instructions  
| tap | all ]  
[-script]
```

## **preview\_dft**

Previews, but does not implement, the test points and scan chains to be added to the current design, based on the current set of scan and test point specifications.

```
int preview_dft  
[-verbose]  
[-script]  
[-show bidirectionals | cells | scan |  
scan_clocks | scan_signals | segments |  
tristates | all]  
[-test_points all]  
[-no_scan]  
[-physical]
```

## **preview\_scan**

Previews the scan design.

```
int preview_scan  
[-command insert_scan | reoptimize_design]  
[-script]  
[-physical]  
[-show bidirectionals | cells | scan |  
scan_clocks | scan_signals | segments |  
tristates | all]
```

## **print\_suppressed\_messages** (dctcl-mode only)

Displays an alphabetical list of message ids that are currently suppressed.

```
string print_suppressed_message
```

## **print\_variable\_group** (dctcl-mode only)

Lists the variables defined in a specified variable group, along with their current values. For use in Tcl-based dc\_shell only.

```
int print_variable_group variable_group
```

## **printenv** (dctcl-mode only)

Prints the value of environment variables.

```
string printenv [variable_name]
```

### **printvar** (dctcl-mode only)

Prints the values of one or more variables.

```
string printvar  
[pattern]  
[-user_defined]  
[-application]
```

### **proc** (dctcl-mode only)

Built-in Tcl command.

### **proc\_args** (dctcl-mode only)

Displays the formal parameters of a procedure.

```
string proc_args proc_name
```

### **proc\_body** (dctcl-mode only)

Displays the body of a procedure.

```
string proc_body proc_name
```

### **propagate\_annotated\_delay\_up**

Propagates annotated delay information for the specified list of hierarchical cells from their respective reference designs to the current design. If no cell list is specified, the default list is the set of Interface Logic Model (ILM) sub-designs in the current design.

```
int propagate_annotated_delay_up
```

### **propagate\_constraints**

Propagates timing constraints from lower levels of the design hierarchy to the current design.

```
int propagate_constraints  
[-design design_list]
```

### **propagate\_placement\_up**

Propagates placement information for all leaf cells in the specified list of hierarchical cells from their respective reference designs to the current design. If no cell list is specified, the default list is the set of Interface Logic Model (ILM) sub-designs in the current design.

```
int propagate_placement_up
```

**puts** (dctcl-mode only)

Built-in Tcl command.

**pwd**

Displays the pathname of the present working directory (pwd), also called the current directory.

int **pwd**

**query\_objects** (dctcl-mode only)

Searches for and displays objects in the database. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

```
string query_objects  
[-verbose]  
[-class class_name]  
[-truncate elem_count]  
object_spec
```

**quit**

Exits dc\_shell.

int **quit**



## read

In standard `dc_shell` (`dcsh` mode), reads designs into memory in Synopsys internal database (`.db`) format. In Tcl-based `dc_shell` (`dctcl` mode), reads from a channel. In `lc_shell`, reads libraries into memory in Synopsys internal database (`.db`) format.

`dcsh`:

```
list read  
[-library library_name]  
[-work library_name]  
[-define macro_names]  
[-format input_format]  
[-single_file file_name]  
[-names_file name_mapping_files]  
[-define define_list]  
file_list
```

`dctcl`:

```
read ?-nonewline? channelId  
read channelId numBytes
```

`lc_shell`:

```
list read file_list
```

## read\_bsd\_init\_protocol

Reads a boundary-scan initialization protocol file.

```
int read_bsd_init_protocol  
[init_protocol_file]
```

## read\_bsd\_protocol

Reads a custom boundary-scan protocol file.

```
int read_bsd_protocol [protocol_file]
```

## read\_clusters

Annotates a design with physical cluster hierarchy data from a file in Physical Design Exchange Format (PDEF).

```
int read_clusters  
[-design design_name]  
cluster_file_name
```

### **read\_db** (dctcl-mode only)

Reads in one or more design or library files in Synopsys database (.db) format.

```
string read_db file_names
```

### **read\_edif** (dctcl-mode only)

Reads in one or more design or library files in EDIF format.

```
string read_edif file_names
```

### **read\_file**

Reads designs or libraries into dc\_shell, or reads libraries into lc\_shell.

dc\_shell:

```
list read_file  
[-library library_name]  
[-work library_name]  
[-define macro_names]  
[-format input_format]  
[-netlist | -rtl]  
[-single_file file_name]  
[-names_file name_mapping_files]  
file_list
```

lc\_shell:

```
list read_file file_list
```

### **read\_init\_protocol**

Reads an initialization protocol file.

```
int read_init_protocol  
[init_protocol_file]  
[-format tpf | stil]
```

### **read\_lib**

Reads a technology library, physical library, or symbol library into dc\_shell or lc\_shell. Creates a physical library for gdsii.

```
int read_lib  
[-format format_name]  
[-symbol intermediate_symbol_library_file]  
[-plibrary physical_library_output_file]  
[-pplibrary pseudo_physical_file_name]
```

## read\_parasitics

Reads net parasitics information from an SPEF file, and uses it to annotate the current design.

```
string read_parasitics  
-elmore  
[-increment]  
[-pin_cap_included]  
[-net_cap_only]  
[-complete_with zero | wlm]  
[-syntax_only]  
[-path path_name]  
[-strip_path path_name]  
[-quiet] file_names
```

## read\_partition (dctcl-mode only)

Reads the database for a design. For use only in dc\_shell-t (Tcl mode of dc\_shell).

```
int read_partition  
-source pass  
-type pre | post  
design_name
```

## read\_pin\_map

Reads in a port-to-pin mapping file, which defines the design port-to-package pin mapping for a boundary-scan design.

```
int read_pin_map path_name
```

## read\_preserved\_function\_netlist

Reads an external precompiled netlist for a preserved function.

```
int read_preserved_function_netlist  
[preserved_functions]  
[-exclude preserved_functions]  
[-design_library library_name]  
[-force_reload]  
[-filename filename]  
[-return_port return_port_name]  
[-clock_port_name clock_port_name]  
[-clock_edge positive | negative]  
[-sync_reset reset_port_name]  
[-async_reset reset_port_name]  
[-reset_polarity high | low]
```

## read\_saif

Reads a SAIF file and annotates the switching activity attributes toggle\_rate and static\_probability for nets, pins, and ports in the current design.

```
int read_saif -input file_name
-ininstance_name name
[-ignore ignore_name]
[-ignore_absolute ig_absolute_name]
[-exclude exclude_file_name]
[-exclude_absolute ex_absolute_file_name]
[-names_file name_changes_log_file]
[-unit_base unit_value]
[-scale scale_value]
[-khrate khrate_value]
[-rtl_direct]
[-verbose]
```

## read\_sdc (dctcl-mode only)

Reads in a script in Synopsys Design Constraints (SDC) format.

```
int read_sdc
file_name
[-echo]
[-syntax_only]
[-version sdv_version]
```

## read\_sdf

Reads leaf cell and net timing information from a file in Standard Delay Format (SDF) and uses that information to annotate the current design.

```
string read_sdf
[-load_delay net | cell]
[-path path_name]
[-min_type sdf_min | sdf_ttyp | sdf_max]
[-max_type sdf_min | sdf_ttyp | sdf_max]
[-worst]
sdf_file_name
```

## read\_test\_model

Reads a test model file.

```
list read_test_model
[-format ctl | db]
[-design design_name]
model_files
```

## **read\_test\_protocol**

Reads a custom test protocol file.

```
int read_test_protocol  
[protocol_file]  
[-format tpf | stil]
```

## **read\_toggle**

Reads a TOGGLE file and annotates the switching activity attributes toggle\_rate and static\_probability onto nets, pins, and ports in the database file of the current design.

```
int read_toggle  
-input file_name  
-instance_name name  
[-unit_base unit_value]  
[-scale scale_value]  
[-khrate khrate_value]  
[-names_file change_name_log_file]  
[-case_insensitive]  
[-output saif_file_name]
```

## **read\_verilog** (dctcl-mode only)

Reads in one or more design or library files in Verilog format.

```
string read_verilog  
[-netlist | -rtl]  
file_names
```

## **read\_vhdl** (dctcl-mode only)

Reads in one or more design or library files in VHDL format.

```
string read_vhdl file_names
```

## **redirect** (dctcl-mode only)

Redirects the output of a command to a file.

```
string redirect  
[-append]  
file_name  
{command}
```

## **reduce\_fsm**

Reduces the logic for each state transition in a state table design.

```
int reduce_fsm
```

## **reg\_global\_var** (dctcl-mode only)

Built-in Tcl command.

## **regexp** (dctcl-mode only)

Built-in Tcl command.

## **regsub** (dctcl-mode only)

Built-in Tcl command.

## **remove\_analysis\_info**

Removes BCView analysis information from the specified design.

```
int remove_analysis_info [design]
```

## **remove\_annotated\_check**

Removes annotated timing check information.

```
int remove_annotated_check  
-all | -from from_list | -to to_list  
[-rise | -fall]  
[-clock rise | fall]  
[-setup]  
[-hold]  
[-recovery]  
[-removal]  
[-nochange_low]  
[-nochange_high]
```

## **remove\_annotated\_delay**

Removes the annotated delay between two pins.

```
int remove_annotated_delay  
-all | -cell_all | -net_all | -from  
from_list | -to to_list
```

## **remove\_annotated\_transition**

Removes the annotated transition at a pin.

```
int remove_annotated_transition  
-all | -at pin_list
```

## **remove\_attribute**

Removes an attribute from a design or library object.

```
list remove_attribute  
object_list  
attribute_name  
[-bus]  
[-quiet]
```

## **remove\_bsd\_instruction**

Removes boundary-scan instructions from the instruction list to be used by `insert_bsd` for the current design.

```
int remove_bsd_instruction instruction_list
```

## **remove\_bsd\_port**

Removes from specified ports the attributes that identify those ports as IEEE Std 1149.1 test access ports (TAPs) in the current design.

```
int remove_bsd_port port_list
```

## **remove\_bsd\_signal**

Removes boundary-scan signal types from specified ports in the current design.

```
int remove_bsd_signal port_list
```

## **remove\_bsd\_specification**

Removes the IEEE 1149.1 specifications from a boundary-scan design.

```
int remove_bsd_specification  
[-all]  
[-configuration]  
[-compliance all/pattern_name]  
[-intest]  
[-runbist]  
[-data_cell port_name]  
[-control_cell hierarchical_cell_name]  
[-path]  
[-tap_element design_name]  
[-bsr_element design_name]  
[-linkage_port]  
[-register]  
[-instruction instruction_list]
```

## **remove\_bsr\_cell\_type**

Removes the boundary-scan cell type specification from a set of design ports.

```
int remove_bsr_cell_type port_list
```

## **remove\_bus**

Removes a port bus or net bus.

```
int remove_bus object_list
```

## **remove\_cache**

Selectively removes elements from the synthetic library cache directories.

```
int remove_cache  
[-design_lib list]  
[-module list]  
[-implementation list]  
[-parameters parameter_list]  
[-tech_lib list]  
[-wire_load list]  
[operating_conditions list]  
[-directory dir_list]  
[-smaller size | -larger size]  
[-netlist_only | -model_only]  
[-accessed_since days |  
-accessed_beyond days]
```

## **remove\_case\_analysis**

Removes the case analysis value from specified input ports or pins.

```
string remove_case_analysis  
port_or_pin_list | -all
```

## **remove\_cell**

Removes cells from the current design.

```
int remove_cell cell_list | -all
```

## **remove\_cell\_degradation**

Removes the cell\_degradation attribute on specified ports or designs.

```
int remove_cell_degradation object_list
```



## **remove\_clock**

Removes clocks from the current design.

```
int remove_clock clock_list | -all
```

## **remove\_clock\_gating**

Directs the compile -incremental, physopt, and physopt -incremental commands to remove clock gating from registers clock-gated by Power Compiler.

```
int remove_clock_gating  
[-gating_cells clock_gating_cells_list]  
[-gated_registers gated_register_list]  
[-all]  
[-hier]  
[-verbose]  
[-undo]
```

## **remove\_clock\_gating\_check**

Removes setup and hold checks from the specified clock gating cells.

```
int remove_clock_gating_check  
[-setup]  
[-hold]  
[-rise]  
[-fall]  
object_list
```

## **remove\_clock\_latency**

Removes clock latency information from the specified objects.

```
string remove_clock_latency  
[-fall]  
[-min]  
[-max]  
[-source]  
[-early]  
[-late]  
object_list
```

## **remove\_clock\_transition**

Removes clock transition attributes on the specified clock objects.

```
int remove_clock_transition clock_list
```

## **remove\_clock\_uncertainty**

Removes clock uncertainty information.

```
string remove_clock_uncertainty  
object_list  
[-from from_clock]  
[-to to_clock]  
[-rise]  
[-fall]  
[-setup]  
[-hold]
```

## **remove\_clusters**

Removes the physical cluster hierarchy associated with a design.

```
int remove_clusters [designs_or_clusters]
```

## **remove\_constraint**

Removes all constraint attributes, clocks, and path delay information from the current design.

```
int remove_constraint -all
```

## **remove\_design**

Removes a list of designs or libraries from dc\_shell memory.

```
int remove_design  
[design_list | -designs | -all]  
[-hierarchy]  
[-quiet]
```

## **remove\_dft\_configuration**

Removes the current DFT configuration from the current design.

```
int remove_dft_configuration
```

## **remove\_dft\_signal** (dctcl-mode only)

Built-in Tcl command.

## **remove\_disable\_clock\_gating\_check**

For specified cells and pins, restores clock gating checks previously disabled by the `set_disable_clock_gating_check` command.

```
string remove_disable_clock_gating_check  
object_list
```

## **remove\_driving\_cell**

Removes driving cell attributes from the specified input or inout ports of the current design.

```
int remove_driving_cell [port_list]
```

## **remove\_from\_collection** (dctcl-mode only)

Removes objects from a collection, resulting in a new collection. The base collection remains unchanged.

```
collection remove_from_collection  
base_collection
```

## **remove\_generated\_clock**

Removes a `generated_clock` object.

```
string remove_generated_clock  
-all | clock_list
```

## **remove\_highlighting**

Removes highlighting from schematics of the current instance or the current design.

```
int remove_highlighting [-all | -hier]
```

## **remove\_ideal\_latency**

Removes user-specified ideal latency information from specified objects.

```
string remove_ideal_latency  
[-rise | -fall]  
[-min]  
[-max]  
object_list
```

## **remove\_ideal\_net**

Removes the `ideal_net` at `-tribute` from the specified nets in the current design.

```
int remove_ideal_net net_list
```

## **remove\_ideal\_network**

Removes a set of ports or pins in an ideal network in the current design. Cells and nets in the transitive fanout of the specified objects are no longer treated as ideal.

```
int remove_ideal_network object_list
```

## **remove\_ideal\_transition**

Removes ideal transition information from the specified objects.

```
string remove_ideal_transition  
[-rise | -fall]  
[-min]  
[-max]  
object_list
```

## **remove\_input\_delay**

Removes input delay on pins or input ports.

```
int remove_input_delay  
[-clock clock]  
[-clock_fall]  
[-level_sensitive]]  
[-rise]  
[-fall]  
[-max]  
[-min]  
port_pin_list
```

## **remove\_isolate\_ports**

Removes the specified ports from the list of ports that are isolated in the current design.

```
int remove_isolate_ports port_list
```

## **remove\_license**

Removes a licensed feature.

```
int remove_license feature_list
```

## **remove\_multibit**

Removes multibit components in the current design, or detaches cells in the current design from the multibit components that contain them.

```
int remove_multibit object_list
```

## remove\_net

Removes nets from the current design.

```
int remove_net  
net_list | -all  
[-only_physical]
```

## remove\_operand\_isolation

Removes the isolation logic that Power Compiler inserted in the circuit during operand isolation.

```
int remove_operand_isolation  
[-from from_list]  
[-to to_list]
```

## remove\_output\_delay

Removes output delay on pins or output ports.

```
int remove_output_delay  
[-clock clock]  
[-clock_fall]  
[-level_sensitive]]  
[-rise]  
[-fall]  
[-max]  
[-min]  
port_pin_list
```

## remove\_pads

Removes I/O pads from a design.

```
int remove_pads  
[-verify]  
[-verify_effort effort]  
design_list
```

## remove\_pass\_directories (dctcl-mode only)

Removes the data directories associated with the specified passes. For use only in `dc_shell-t` (Tcl mode of `dc_shell`).

```
int remove_pass_directories pass_list
```

## remove\_pin\_map

Removes a design port-to-package pin mapping for a boundary-scan design.

```
int remove_pin_map package_name
```

## **remove\_port**

Removes ports from the current design.

```
int remove_port port_list | -all
```

## **remove\_port\_configuration**

Removes the Shadow LogicDFT port configuration from the specified port on the specified list of elements, so that `insert_dft` inserts the default test point circuitry.

```
int remove_port_configuration  
-cell cell_design_ref_list  
-port port_name
```

## **remove\_propagated\_clock**

Removes a propagated clock specification.

```
string remove_propagated_clock object_list
```

## **remove\_rtl\_load**

Removes previously-set capacitance and resistance RTL load values from pins, ports, and nets.

```
int remove_rtl_load -all | pin_net_list
```

## **remove\_scan\_register\_type**

Removes existing scan register types, previously set by `set_scan_register_type`, from specified cells or from the current design.

```
int remove_scan_register_type  
[cell_or_design_list]
```

## **remove\_scan\_specification**

Removes scan specifications from the current design.

```
int remove_scan_specification  
[-all]  
[-bidirectionals]  
[-chain chain_name_list]  
[-configuration]  
[-link link_name_list]  
[-segment segment_name_list]  
[-signal port_name_list]  
[-tristates]
```

## **remove\_scheduling\_constraints**

Removes explicit Behavioral Compiler scheduling constraints from the specified process or from all processes.

```
int remove_scheduling_constraints  
[-process process_name]
```

## **remove\_test\_mode**

Remove the mode declared by the `define_test_mode` command.

```
int remove_test_mode design_name
```

## **remove\_test\_model**

Permanently removes the test model associated with a design.

```
int remove_test_model [-design design_name]
```

## **remove\_unconnected\_ports**

Removes unconnected ports or pins from cells, references, and subdesigns.

```
int remove_unconnected_ports  
cell_list  
[-blast_buses]
```

## **remove\_variable** (dcsh-mode only)

Removes a variable from `dc_shell`.

```
int remove_variable variable_name
```

## **remove\_wire\_load\_min\_block\_size**

Removes the `wire_load_min_block_size` attribute from the current design.

```
int remove_wire_load_min_block_size
```

## **remove\_wire\_load\_model**

Removes wire load model attributes from designs, ports, hierarchical cells, or the specified cluster of the current design.

```
int remove_wire_load_model  
[-min]  
[-max]  
[-cluster cluster_name]  
object_list
```

## **remove\_wire\_load\_selection\_group**

Removes wire load model selection group from designs and cells, or from a specified cluster of the current design.

```
int remove_wire_load_selection_group  
[-min]  
[-max]  
[-cluster cluster_name]  
object_list
```

## **remove\_wrapper\_element**

Removes the `wrapper_element` attribute from a list of elements.

```
int remove_wrapper_element  
cell_design_ref_list
```

## **rename** (dctcl-mode only)

Rename or delete a user-defined procedure.

```
string rename  
oldName  
newName
```

## **rename\_design**

Renames a design in `dc_shell`, or moves a list of designs to a file.

```
int rename_design  
design_name1  
design_name2
```



## **reoptimize\_design**

Incrementally optimizes a design using layout/floorplanning information.

```
int reoptimize_design
[-map_effort low | medium | high]
[-sizing]
[-pin_swap]
[-buffer_insertion]
[-buffer_removal]
[-cpr]
[-tolerance_to_change low | medium | high]
[-ignore_footprint]
[-ignore_cell_area]
[-no_design_rule | -only_design_rule]
[-only_hold_time]
[-area_recovery]
```

## **replace\_fpga** (dctcl-mode only)

Built-in Tcl command.

## **replace\_synthetic**

Implements all synthetic library parts of a design using generic logic.

```
int replace_synthetic [-ungroup]
```

## **report\_annotated\_check**

Displays all annotated timing checks on the current design.

```
int report_annotated_check [-nosplit]
```

## **report\_annotated\_delay**

Displays all annotated delays on cells and nets of the current design.

```
int report_annotated_delay
[-cell]
[-net]
[-min]
[-nosplit]
```

## **report\_annotated\_transition**

Displays annotated transitions on all pins of the current design.

```
int report_annotated_transition
```

## report\_area

Displays area information and statistics for the design of the current instance, if set; or for the current design otherwise. If the design is an Interface Logic Model (ILM), the report also displays area information and statistics of the original design for which the ILM was created.

```
int report_area  
[-nosplit]  
[-physical]
```

## report\_attribute

Displays attributes and their values associated with a cell, net, pin, port, instance, or design.

```
int report_attribute  
[object_list] | [-net]  
[-cell]  
[-design]  
[-hierarchy]  
[-instance]  
[-pin]  
[-port]  
[-reference]  
[-nosplit]
```

## report\_auto\_ungroup

Displays information about the cell hierarchies that have been ungrouped with compile `-auto_ungroup area | delay`.

```
int report_auto_ungroup  
[-nosplit]  
[-full]
```

## report\_buffer\_tree

Displays the buffer tree and its level information at the given driver pin.

```
int report_buffer_tree  
[-from start_point_list | -net net_list]  
[-depth max_depth]  
[-connections]  
[-hierarchy]  
[-physical]  
[-nosplit]
```

## report\_bus

Lists the bused ports and nets in the current instance, if set; or in the current design otherwise.

```
int report_bus [-nosplit]
```

## report\_cache

Reports on the contents of synthetic library caches.

```
int report_cache  
[-design_lib list]  
[-module list]  
[-implementation list]  
[-parameters parameter_list]  
[-tech_lib list]  
[-wire_load list]  
[-operating_conditions list]  
[-directory dir_list]  
[-smaller size | -larger size]  
[-accessed_since days | -accessed_beyond  
days]  
[-netlist_only | -model_only]  
[-sort_largest | -sort_oldest |  
-sort_cache_key]  
[-statistics]
```

## report\_case\_analysis

Reports case analysis on ports or pins.

```
string report_case_analysis  
[-all]  
[-nosplit]
```

## report\_cell

Displays information about cells in the current instance, if set; or in the current design otherwise.

```
int report_cell  
[-nosplit]  
[-connections [-verbose]]  
[-physical [-verbose]]  
[-only_physical]  
[cell_list]
```

## report\_clock

Displays clock-related information on the current design.

```
int report_clock  
[-attributes]  
[-skew]  
[-nosplit]
```

## report\_clock\_gating

Reports information about clock gating performed by Power Compiler.

```
report_clock_gating  
[-hier]  
[-verbose]  
[-gated]  
[-ungated]  
[-gating_elements]  
[-only cell_list]  
[-nosplit]  
[-physical]
```

## report\_clock\_gating\_check

Prints a report of the clock gating checks.

```
string report_clock_gating_check  
[-nosplit]  
[-type user | power | all]  
[instance_list]
```

## report\_clusters

Reports on the physical cluster hierarchy associated with the current design.

```
int report_clusters  
[-cluster cluster_name]  
[-leaf]  
[-nosplit]
```

## report\_compile\_options

Displays information about the compile options for the design of the current instance, if set; or for the current design otherwise.

```
int report_compile_options  
[-nosplit]
```

## report\_constraint

Displays constraint-related information about a design.

```
int report_constraint
[-all_violators]
[-verbose]
[-significant_digits digits]
[-max_area]
[-max_delay]
[-critical_range]
[-min_delay]
[-max_capacitance]
[-min_capacitance]
[-max_transition]
[-max_fanout]
[-cell_degradation]
[-min_porosity]
[-max_dynamic_power]
[-max_leakage_power]
[-connection_class]
[-multiport_net]
[-nosplit]
```

## report\_delay\_calculation

Displays the actual calculation of a timing arc delay value for a cell or net.

```
int report_delay_calculation
-min
-max
-from from_pin
-to to_pin
[-nosplit]
```

## report\_design

Displays attributes of the current design.

```
int report_design
[-nosplit]
[-physical]
[-verbose]
```

## **report\_design\_lib**

Lists the design units contained in the specified libraries.

```
int report_design_lib  
[-libraries]  
[-designs]  
[-architectures]  
[-packages]  
[library_list]
```

## **report\_direct\_power\_rail\_tie**

Reports all the library pins on which the attribute `direct_power_rail_tie` is set to *true*.

```
int report_direct_power_rail_tie
```

## **report\_disable\_timing**

Reports disabled timing arcs in the current design.

```
string report_disable_timing [-nosplit]
```

## **report\_fpga** (dctcl-mode only)

Built-in Tcl command.

## **report\_fsm**

Displays state-machine attributes and information for the design of the current instance, if set; or for the current design otherwise.

```
int report_fsm [-nosplit]
```

## **report\_hierarchy**

Displays the reference hierarchy of the current instance, if set; or of the current design otherwise.

```
int report_hierarchy  
[-nosplit]  
[-full]
```

## **report\_ideal\_network**

Displays information about ports, pins, nets, and cells on ideal networks in the current design.

```
int report_ideal_network  
[-net]  
[-cell]  
[-load_pin]  
[-timing]  
[object_list]
```

## **report\_internal\_loads**

Displays internal loads on the nets in the current design.

```
int report_internal_loads [-nosplit]
```

## **report\_isolate\_ports**

Displays the status of port isolation on ports on which isolation was requested.

```
int report_isolate_ports [-nosplit]
```

## **report\_lib**

Displays information about technology or symbol libraries.

```
int report_lib  
library_name  
[-timing_arcs]  
[-timing]  
[-power]  
[-em]  
[-vhdl_name]  
[-table]  
[-full_table]  
[-timing_label]  
[-power_label]  
[-routing_rule]  
[-rwm]  
[-fpga]  
[-all]  
[cell_list]
```

## **report\_mode**

Prints a report of the instance modes.

```
string report_mode  
[-nosplit]  
[instance_list]
```

## **report\_multibit**

Displays information about multibit components in the current design.

```
int report_multibit  
[-nosplit]  
[object_list]
```

## **report\_multicycles**

Reports on scheduled multicycle operations for Behavioral Compiler.

```
int report_multicycles  
[-process process_name]
```

## **report\_name\_rules**

Reports the values of name rules.

```
int report_name_rules [name_rules]
```

## **report\_names**

Reports potential name changes of ports, cells, and nets in a design.

```
int report_names  
[-rules name_rules]  
[-hierarchy]  
[-original]  
[-nosplit]
```



## report\_net

Displays net information for the design of the current instance, if set; or for the current design otherwise.

```
int report_net
[-nosplit]
[-noflat]
[-transition_times]
[-only_physical [-verbose]]
[-cell_degradation]
[-min]
[-connections [-verbose]]
[-physical [-verbose]]
[net_list]
[-max_toggle_rate]
```

## report\_net\_fanout

Displays net fanout or buffer tree information for the design of the current instance, if set; or for the current design otherwise.

```
int report_net_fanout
[-nosplit]
[-high_fanout]
[-threshold lower]
[-bound upper]
[-verbose]
[-connections]
[-physical]
[-min]
[-tree [-depth level]]
[net_list]
```

## report\_operand\_isolation

Reports the status of operand isolation cells in the current design.

```
int report_operand_isolation
```

## report\_packages

Displays the package names for all the port-to-pin mapping files that are read in for a boundary-scan design.

```
int report_packages
```

### **report\_partitions** (dctcl-mode only)

Lists the hierarchical designs and their associated attributes and relative size (estimated in RTL). For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int report_partitions [-nosplit]
```

### **report\_pass\_data** (dctcl-mode only)

Reports the data files that are available for a design created by Automated Chip Synthesis. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int report_pass_data  
[-hierarchy]  
[-pass_list pass_list]  
[design]
```

### **report\_path\_budget**

Displays budgeting information about a design. The delay number shown for each block/cell shows the amount of budget allocated for that block/cell in the path. The overall budget for the path is the sum of these budgets (delays).

```
int report_path_budget  
[-to to_list]  
[-from from_list]  
[-through through_list]  
[-nworst paths_per_endpoint]  
[-max_paths max_path_count]  
[-input_pins]  
[-nets]  
[-transition_time]  
[-capacitance]  
[-significant_digits digits]  
[-nosplit]  
[-sort_by group | slack]  
[-all]  
[-verbose]
```

### **report\_path\_group**

Reports information about path groups in the current design.

```
int report_path_group [-nosplit]
```

## report\_port

Displays information about ports for the design of the current instance, if set; or for the current design otherwise.

```
int report_port  
[-drive]  
[-verbose]  
[-physical]  
[-nosplit]  
[port_list]
```

## report\_power

Calculates and reports dynamic and static power for a design or instance.

```
int report_power  
[-net]  
[ -cell]  
[-only cell_or_net_list]  
[-hier]  
[-hier_level level_value]  
[-verbose]  
[-cumulative]  
[-flat]  
[-exclude_boundary_nets]  
[-analysis_effort low | medium | high]  
[-nworst number]  
[-sort_mode mode]  
[-histogram [-exclude_leq le_val |  
-exclude_geq ge_val]]  
[-nosplit]
```

## report\_reference

Displays information about references in the current instance, if set; or in the current design otherwise.

```
int report_reference [-nosplit]
```

## report\_resource\_estimates

Displays timing and area estimates for Behavioral Compiler operations in the current design.

```
int report_resource_estimates
```

## report\_resources

Lists the resources and datapath blocks used in the design of the current instance, if set; or in the current design otherwise.

```
int report_resources  
[-nosplit]  
[-hierarchy]
```

## report\_routability

Displays information about the routability of the current design.

```
int report_routability [-nosplit]
```

## report\_saif

Reports switching activity annotations for nets, pins, and ports of the current design or instance.

```
int report_saif  
[-flat]  
[-type rtl | gate]  
[-missing]  
[-only cell_or_net_list]
```

## report\_schedule

Displays the results of scheduling and allocation as performed by Behavioral Compiler.

```
int report_schedule  
[-process process_name]  
[-operations [-mask [r][w][l][L][o][p]]]  
[-start start_cycle]  
[-finish end_cycle]  
[-delimiter character]]  
[-variables [-min min_width]  
[-max max_width]  
[-start start_cycle]  
[-finish end_cycle]  
[-delimiter character]]  
[-summary]  
[-abstract_fsm [-mask [r][w][o][s]]]  
[-verbose_fsm [-mask [r][w][o][d][s]]]
```

## report\_scheduling\_constraints

Displays Behavioral Compiler scheduling constraints on the current design for a specified process or for all processes.

```
int report_scheduling_constraints  
[-process process_name]  
[-dont_chain]  
[-chains]  
[-antichains]  
[-two_point]  
[-preschedule]  
[-pipeline]
```

## report\_synlib

Displays information about synthetic libraries.

```
int report_synlib library [module_list]
```

## report\_test

Displays test-related information about the current design.

```
int report_test  
[-assertions]  
[-bsd]  
[-bsd_configuration]  
[-configuration]  
[-constraints]  
[-dft]  
[-inst design_instance_list]  
[-inst design_instance_list]  
[-methodology]  
[-port]  
[-scan_path]  
[-state]  
[-trace_nets]  
[-nosplit]
```

## report\_test\_mode

Displays the test mode information attached to a model.

```
int report_test_mode  
[-design design_name]  
[-all]  
[-verbose]  
[test modes]
```

## report\_test\_model

Displays the test model information attached to a design.

```
int report_test_model [-design design_name]
```

## report\_timing

Displays timing information about a design.

```
int report_timing  
[-to to_list]  
[-from from_list]  
[-through through_list]  
[-path short | full | full_clock | only |  
end]  
[-delay min | min_rise | min_fall | max |  
max_rise | max_fall]  
[-nworst paths_per_endpoint]  
[-max_paths max_path_count]  
[-input_pins]  
[-nets]  
[-transition_time]  
[-capacitance]  
[-attributes]  
[-locations]  
[-physical]  
[-lesser_path max_path_delay]  
[-greater_path min_path_delay]  
[-loops]  
[-true [-true_threshold path_delay]]  
[-justify]  
[-enable_preset_clear_arcs]  
[-significant_digits digits]  
[-nosplit]  
[-sort_by group|slack]
```

## report\_timing\_requirements

Reports timing path requirements (user attributes) and related information.

```
int report_timing_requirements  
[-attributes]  
[-ignored]  
[-from from_list]  
[-through through_list]  
[-to to_list]  
[-expanded]  
[-nosplit]
```

## **report\_transitive\_fanin**

Reports logic in the transitive fanin of specified sinks.

```
int report_transitive_fanin  
-to sink_list  
[-nosplit]
```

## **report\_transitive\_fanout**

Reports logic in the transitive fanout of specified sources.

```
int report_transitive_fanout  
-clock_tree | -from source_list  
[-nosplit]
```

## **report\_ultra\_optimization**

Reports on whether or not the DC Ultra optimization mode is set and whether licenses have been checked out correctly.

```
int report_ultra_optimization
```

## **report\_wire\_load**

Displays the characteristics of the wire load models set on a design or in a library.

```
int report_wire_load  
[-design design_name]  
[-name model_name]  
[-libraries]  
[-nosplit]
```

## **report\_xref**

Generates a cross-reference between schematic objects and sheets on which they occur.

```
int report_xref [-nosplit]
```

## **reset\_compare\_design\_script**

Removes the compare\_design script if it exists.

```
int reset_compare_design_script
```

## **reset\_design**

Removes from the current design all user-specified objects and attributes, except those defined using `set_attribute`.

```
int reset_design
```

## **reset\_mode**

Resets the modes of the specified instances.

```
int reset_mode [instance_list]
```

## **reset\_path**

Resets specified paths to single cycle timing.

```
int reset_path  
[-setup | -hold]  
[-rise | -fall]  
[-from from_list]  
[-through through_list]  
[-to to_list]
```

## **reset\_switching\_activity**

Removes the `toggle_rate` and `static_probability` attributes, and/or the `max_toggle_rate` attribute, from nets, pins, cells and/or ports of the current design.

```
int reset_switching_activity  
-switching_activity | -max_toggle_rate  
| -all  
[-verbose]
```

## **restore\_test** (dctcl-mode only)

Built-in Tcl command.

## **return** (dctcl-mode only)

Built-in Tcl command.



## **rewire\_clock\_gating**

Provides a mechanism for directing compile -incremental, physopt, and physopt -incremental to change the clock-gating cell implemented by Power Compiler for a particular register.

```
int rewire_clock_gating  
[-gating_cell new_clock_gating_cell]  
[-gated_registers gated_registers_list]  
[-verbose]  
[-undo]
```

## **rtl2saif**

Creates a SAIF forward-annotation file starting from the top level of the design.

```
int rtl2saif  
[-output file_name]  
[-design design_name]
```

## **rtl\_analyzer** (dctcl-mode only)

Built-in Tcl command.

## **rtldrc**

Analyzes the testability of a design at the RTL and gate level, using Verilog or VHDL RTL sources.

```
int rtldrc  
[-tristate]  
[-max_detail_lines n]
```

## **scan** (dctcl-mode only)

Built-in Tcl command.

## **schedule**

Invokes the scheduling and allocation functions of Behavioral Compiler.

```
int schedule  
[-effort quick | low | medium | high]  
[-io_mode cycle_fixed | superstate_fixed]  
[-extend_latency]  
[-host hostname]  
[-arch remote_host_architecture]  
[-allocation_effort quick | low | medium | high]
```

## **seek** (dctcl-mode only)

Built-in Tcl command.

## **set** (dctcl-mode only)

Built-in Tcl command.

## **set\_annotated\_check**

Sets the setup, hold, recovery, or removal timing check value between two pins.

```
int set_annotated_check  
check_value  
-from from_pins -to to_pins  
-setup | -hold | -recovery | -removal |  
-nochange_high | -nochange_low  
[-rise | -fall]  
[-clock clock_check]  
[-worst]
```

## **set\_annotated\_delay**

Sets the net or cell delay value between two pins.

```
int set_annotated_delay  
-net | -cell  
[-load_delay load_delay_type]  
[-rise | -fall]  
[-min]  
[-max]  
delay_value  
-from from_pins -to to_pins  
[-worst]
```

## **set\_annotated\_transition**

Sets the transition time at a given pin.

```
int set_annotated_transition  
[-rise | -fall]  
[-min]  
[-max] transition  
port_pin_list
```

## set\_attribute

Sets the value of an attribute on a design or library object.

```
list set_attribute object_list  
attribute_name  
attribute_value  
[-type boolean | integer | float | string]  
[-bus]  
[-quiet]
```

## set\_auto\_disable\_drc\_nets

Sets the auto\_disable\_drc\_net attribute on the current design, causing the specified networks to be have DRC disabled. This command was previously called set\_auto\_ideal\_nets.

```
int set_auto_disable_drc_nets  
[-default]  
[-none]  
[-all]  
[-clock true | false ]  
[-constant true | false]  
[scan true | false ]
```

## set\_autofix\_async

Specifies the asynchronous port to be used to automatically correct uncontrollable asynchronous violations of specified cells, during execution of preview\_dft or insert\_dft, when Autofix utility is enabled.

```
int set_autofix_async  
async_port  
cell_list
```

## set\_autofix\_clock

If Autofix is enabled, specifies a clock port to be used for specified cells, for automatic fixing of uncontrollable clock violations during execution of preview\_dft or insert\_dft.

```
int set_autofix_clock clock_port cell_list
```

## set\_autofix\_configuration

If Autofix is enabled, optionally disables automatic fixing of all uncontrollable clock violations or all asynchronous preset/clear violations, during execution of `preview_dft` or `insert_dft`.

```
int set_autofix_configuration  
[-clock true | false]  
[-async true | false]  
[-fix_async_with_scan_en true | false]
```

## set\_autofix\_element

If Autofix is enabled, optionally disables automatic fixing of uncontrollable clock violations or asynchronous preset/clear violations for specified sequential elements, during execution of `preview_dft` or `insert_dft`.

```
int set_autofix_element  
cell_list  
-clock true | false  
-async true | false
```

## set\_balance\_registers

Sets the `balance_registers` attribute on the specified designs or on the current design, so that the design is retimed during compile.

```
int set_balance_registers  
[true | false]  
[-design design_list]
```

## set\_behavioral\_reset

Directs Behavioral Compiler to set reset behavior for process, port, synchronicity, active state, direct connection or FSM generation.

```
int set_behavioral_reset  
[-process process_name]  
[-port signal_name]  
[-active high | low]  
[-fsm]  
[-async]  
[-all]
```

## set\_boundary\_optimization

Sets the `boundary_optimization` attribute on specified cells, references, or designs, thus allowing for optimization across hierarchical boundaries.

```
int set_boundary_optimization
obj_list
[true | false]
```

## set\_bsd\_bsr\_element

Characterizes a design cell as a boundary-scan register to be used for the boundary-scan insertion.

```
int set_bsd_bsr_element
-type cell_type
-design design_name
-access access_list
```

## set\_bsd\_compliance

Specifies an IEEE 1149.1 compliance-enable pattern for a boundary-scan design.

```
int set_bsd_compliance
pattern_name
signal_port_bit_value_pairs
```

## set\_bsd\_configuration

Specifies the boundary-scan configuration for a design.

```
int set_bsd_configuration
[-asynchronous_reset true | false]
[-default_package package_name]
[-instruction_encoding default | one_hot]
[-ir_width instruction_register_length]
[-style asynchronous | synchronous]
[-infer_instructions true | false]
[-check_pad_designs none | all |
pad_designs_list]
```

## set\_bsd\_control\_cell

Declares a boundary-scan control register cell to control tristate port pads.

```
int set_bsd_control_cell
BSD_control_register_name -type cell_type
-port_list port_list
```

## **set\_bsd\_data\_cell**

Specifies a boundary-scan register cell type to be used on a specified list of ports in the current design.

```
int set_bsd_data_cell cell_type  
-port_list port_list  
[-direction in | out]
```

## **set\_bsd\_instruction**

Specifies boundary-scan instructions to be used by `insert_bsd` for the current design or used by `check_bsd` in the verification flow.

```
int set_bsd_instruction instruction_set  
[-code inst_code_list]  
[-register user_data_reg]  
[-input_clock_condition clock_conditioning]  
[-output_condition output_conditioning]  
[-internal_scan pin_name]
```

## **set\_bsd\_intest**

Specifies the parameters for the INTEST instruction.

```
int set_bsd_intest  
[-time real_numbers]  
[-clock_cycles clock_port_integer_pairs]
```

## **set\_bsd\_linkage\_port**

Identifies the linkage ports in your design.

```
int set_bsd_linkage_port  
-port_list list_of_ports
```

## **set\_bsd\_pad\_design**

Specifies and characterizes a design present in memory as a pad cell.

```
int set_bsd_pad_design  
design_name  
-access access_list  
-type pad_type  
-differential differential  
-disable_res disable_result  
-lib_cell true | false
```

## **set\_bsd\_path**

Specifies the order of the cells in the boundary scan register.

```
int set_bsd_path identifier_list
```

## **set\_bsd\_port**

Identifies existing ANSI/IEEE Std. 1149.1 Test Access ports of the current design, for the `check_bsd` command.

```
int set_bsd_port port_type TAP_port
```

## **set\_bsd\_power\_up\_reset**

Specifies and characterize the power up reset cell for the current design.

```
int set_bsd_power_up_reset  
-cell_name cell_name  
-reset_pin_name reset_pin_name  
-active high | low  
-delay power up reset delay
```

## **set\_bsd\_register**

Declares a user-defined data register to be used for the boundary-scan insertion.

```
int set_bsd_register  
register_identifier  
-cell hierarchical_cell_name  
-access access_list  
[-style asynchronous | synchronous | global]
```

## **set\_bsd\_runbist**

Specifies the parameters for the RUNBIST instruction.

```
int set_bsd_runbist  
[-time runtime]  
[-clock_cycles clock_port_integer_pairs]  
[-signature pattern]
```

## **set\_bsd\_signal**

Specifies a boundary scan signal type to be placed on a specified port in the current design.

```
int set_bsd_signal port_type port_name
```

## **set\_bsd\_tap\_element**

Characterizes a design cell as a boundary-scan tap controller to be used for boundary-scan insertion.

```
int set_bsd_tap_element  
-design design_name  
-access access_list
```

## **set\_bsr\_cell\_type**

Specifies the minimum acceptable boundary-scan cell implementation for a set of ports in the current design.

```
int set_bsr_cell_type  
-port port_list  
[-direction in | out]  
cell_type
```

## **set\_case\_analysis**

Specifies that a port or pin is at a constant logic value 1 or 0.

```
string set_case_analysis  
value  
port_or_pin_list
```

## **set\_cell\_degradation**

Sets the `cell_degradation` attribute to a specified value on specified ports or designs.

```
int set_cell_degradation  
cell_degradation_value  
object_list
```

## **set\_cell\_internal\_power**

Sets or removes the `power_value` attribute on or from specified pins; the value represents the power consumption for a single toggle of each pin.

```
int set_cell_internal_power  
pin_names  
[power_value [unit]]
```



## set\_clock\_gating\_check

Puts setup and hold checks on clock gating cells.

```
int set_clock_gating_check  
[-setup setup_margin]  
[-hold hold_margin]  
[-rise]  
[-fall]  
[-high | -low] object_list
```

## set\_clock\_gating\_registers

Forces the enabling or disabling of clock gating for specified registers in the current design, overriding all conditions necessary for automatic RTL clock gating by the insert\_clock\_gating command.

```
int set_clock_gating_registers  
[-include_instances register_list]  
[-exclude_instances register_list]  
[-undo register_list]
```

## set\_clock\_gating\_signals

Forces the enabling or disabling of clock gating for specified signals, overriding the conditions necessary for automatic RTL clock gating by elaborate -gate\_clock.

```
int set_clock_gating_signals  
[-design design_name]  
[-include signal_list]  
[-exclude signal_list]
```

## set\_clock\_gating\_style

Sets the clock gating style that HDL Compiler and the insert\_clock\_gating command use for clock gating.

```
int set_clock_gating_style  
[-sequential_cell seq_cell]  
[-minimum_bitwidth minsize_value]  
[-setup setup_value]  
[-hold hold_value]  
[-positive_edge_logic gate_list]  
[-negative_edge_logic gate_list]  
[-control_point none | before | after]  
[-control_signal scan_enable | test_mode]  
[-observation_point true | false]  
[-observation_logic_depth depth_value]  
[-max_fanout max_fanout_count]  
[-no_sharing]
```

## set\_clock\_latency

Specifies clock network latency.

```
string set_clock_latency  
[-rise]  
[-fall]  
[-min]  
[-max]  
[-source]  
[-early]  
[-late]  
delay  
object_list
```

## set\_clock\_transition

Sets clock transition attributes on clock objects.

```
int set_clock_transition  
transition  
[-rise | -fall]  
[-min]  
[-max]  
clock_list
```

## set\_clock\_uncertainty

Specifies uncertainty (skew) of clock networks.

```
string set_clock_uncertainty  
[-from from_clock]  
[-to to_clock]  
[-rise]  
[-fall]  
[-setup]  
[-hold] uncertainty  
object_list
```

## set\_combinational\_type

Sets attributes on cell instances to specify which combinational cells from the target library are to be used by compile.

```
int set_combinational_type  
-replacement_gate replacement_gate  
cell_list
```

## **set\_common\_resource**

Specifies a group of operations to be scheduled on the same resources by Behavioral Compiler.

```
int set_common_resource  
[-process process_name]  
operation_names  
[-min_count min_resources]  
[-max_count max_resources]  
[-force_sharing]  
[-exclusive]
```

## **set\_compare\_design\_script**

A command to be added to the `compare_design` script, to be used during verification with the `balance_buffer`, `compare_design`, `compile`, `insert_pads`, `reoptimize_design`, and `translate` commands.

```
int set_compare_design_script  
[-ignore endpoint_list]  
[-only endpoint_list]  
[-accept sub_design_list]
```

## **set\_compile\_partitions** (dctcl-mode only)

Specifies the compile partitions for the current design. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
int set_compile_partitions  
{-level level} | {-designs design_list} |  
-all | -auto  
[-force]  
[-no_reset]
```

## **set\_connection\_class**

Sets the connection class value on ports.

```
int set_connection_class  
connection_class_value  
object_list
```

## **set\_context\_margin**

Specifies the margin by which to tighten or relax constraints.

```
string set_context_margin  
[-percent]  
[-relax]  
[-min]  
[-max]  
value  
[object_list]
```

## **set\_cost\_priority**

Sets the `cost_priority` attribute to a specified value on the current design.

```
int set_cost_priority  
[-default]  
[-delay]  
[-min_delay]  
[-design_rules]  
[-firm_area_limit]  
cost_types
```

## **set\_critical\_range**

Sets the `critical_range` attribute to a specified value on a list of designs.

```
int set_critical_range  
range_value designs
```

## **set\_cycles**

Sets the number of cycles between two Behavioral Compiler operations and/or loop boundaries for a specified process or for all processes.

```
int set_cycles  
[-process process_name]  
cycle_offset  
-from_option start_operation  
-to_option end_operation
```

## set\_datapath\_optimization

Sets the `datapath_optimization` attribute on arithmetic operations in the current design to prevent them from being transformed by the built-in datapath optimization feature in the compile command.

This command is not currently supported.

```
int set_datapath_optimization  
object_list  
[true | false]
```

## set\_default\_drive

Sets the default driving strength for specified objects, to be used by Top-Down Environmental Propagation (TDEP).

```
int set_default_drive  
[-min]  
[-max]  
[-rise]  
[-fall]  
[-none]  
[resistance]  
[cell_or_pin_list]
```

## set\_default\_driving\_cell

Sets the default driving cell for specified objects, to be used by Top-Down Environmental Propagation (TDEP).

```
int set_default_driving_cell  
[-lib_cell lib_cell_name]  
[-library lib]  
[-rise]  
[-fall]  
[-pin pin_name]  
[-from_pin from_pin_name]  
[-dont_scale]  
[-no_design_rule]  
[-multiply_by factor]  
[-none]  
cell_or_pin_list
```

### **set\_default\_fanout\_load**

Sets the default fanout load to be used by Top-Down Environmental Propagation (TDEP).

```
int set_default_fanout_load  
[-none]  
[fanout_load_value]  
[cell_or_pin_list]
```

### **set\_default\_input\_delay**

Sets the value of the input delay as a percentage of the clock period to be assigned during environment propagation.

```
int set_default_input_delay  
[-none]  
percent_delay  
[cell_or_pin_list]
```

### **set\_default\_load**

Sets the default load to be used by Top-Down Environmental Propagation (TDEP).

```
int set_default_load  
[-min]  
[-max]  
[-pin_load]  
[-wire_load]  
[-none]  
[value]  
[cell_or_pin_list]
```

### **set\_default\_output\_delay**

Sets the output delay as a percentage of the clock period to be assigned during environment propagation.

```
int set_default_output_delay  
[-none]  
percent_delay  
[cell_or_pin_list]
```

## set\_design\_license

Adds license information to the current design. The `set_design_license` command can be used to require a license before a design can be read in.

```
int set_design_license
[-dont_show references]
[-quiet]
[-limited limited_keys]
regular_keys
```

## set\_dft\_configuration

Sets the DFT configuration for the current design.

```
int set_dft_configuration
[-order list_of_clients]
```

## set\_dft\_signal

Specifies DFT signals for `insert_dft` to use for implementing test point signals of a specified signal type.

```
int set_dft_signal
dft_signal_type
-port port_list
[-hookup pin [-sense sense]]
```

## set\_direct\_power\_rail\_tie

Sets the `direct_power_rail_tie` attribute on library pins.

```
int set_direct_power_rail_tie
lib_pin_list
[true | false]
```

## set\_disable\_clock\_gating\_check

Disables the clock gating check for specified objects in the current design.

```
string set_disable_clock_gating_check
object_list
```

## **set\_disable\_timing**

Disables timing arcs in the current design.

```
int set_disable_timing  
object_list  
[-from from_pin_name -to to_pin_name]  
[-restore]
```

## **set\_dont\_touch**

Sets the `dont_touch` attribute on cells, nets, references, and designs in the current design, and on library cells, to prevent these objects from being modified or replaced during optimization.

```
int set_dont_touch object_list  
[true | false]
```

## **set\_dont\_touch\_network**

Sets the `dont_touch_network` attribute on clocks, pins, or ports in the current design to prevent cells and nets in the transitive fanout of the `set_dont_touch_network` objects from being modified or replaced during optimization.

```
int set_dont_touch_network object_list
```

## **set\_dont\_use**

Sets the `dont_use` attribute on library cells to exclude them from the target library during optimization.

```
int set_dont_use object_list
```

## **set\_drive**

Sets the `rise_drive` or `fall_drive` attributes to specified resistance values on specified input and inout ports.

```
int set_drive  
resistance  
[-rise]  
[-fall]  
[-min]  
[-max]  
port_list
```



## set\_driving\_cell

Sets attributes on input or inout ports of the current design, specifying that a library cell or pin will drive the ports.

```
int set_driving_cell
[-lib_cell lib_cell_name]
[-library lib]
[-rise]
[-fall]
[-pin pin_name]
[-from_pin from_pin_name]
[-dont_scale]
[-no_design_rule]
[-input_transition_rise rtran]
[-input_transition_fall ftran]
[-multiply_by factor]
port_list
```

## set\_electromigration\_drc

Sets or resets the electromigration DRC constraint for the current design by setting the electromigration\_drc attribute.

```
int set_electromigration_drc
on | off
[-use_switching_activity]
```

## set\_equal

Defines two input ports as logically equivalent.

```
int set_equal
port1
port2
```

## set\_exclusive\_use

Maps a specified HDL variable to a unique Behavioral Compiler register for a specified process or for all processes.

```
int set_exclusive_use
[-process process_name]
variable_name
[-shared]
```

## set\_false\_path

Removes timing constraints from particular paths.

```
int set_false_path  
[-rise | -fall]  
[-setup | -hold]  
[-from from_list]  
[-through through_list]  
[-to to_list]  
[-reset_path]
```

## set\_fanout\_load

Sets the fanout\_load attribute to a specified value on specified output ports of the current design.

```
int set_fanout_load value port_list
```

## set\_fix\_hold

Sets a fix\_hold attribute on clocks in the current design.

```
int set_fix_hold clock_list
```

## set\_fix\_multiple\_port\_nets

Sets the fix\_multiple\_port\_nets attribute to a specified value on the current design.

```
int set_fix_multiple_port_nets  
-default | -all | [-feedthroughs]  
[-outputs]  
[-constants]  
[-buffer_constants]
```

## set\_flatten

Sets or removes the flatten attribute on specified designs or on the current design, to enable or disable the flattening optimization step during compile.

```
int set_flatten  
[true | false]  
[-effort low | medium | high]  
[-minimize single_output | multiple_output |  
none]  
[-phase true | false]  
[-design design_list]  
[-quiet]
```

## **set\_fpga**

Configures the current design for behavioral synthesis targeting an FPGA.

```
int set_fpga  
[-target FPGA_target]  
[-device FPGA_device]  
[-speed FPGA_speed_grade]  
[-module]  
[-list]
```

## **set\_fsm\_encoding**

Specifies the bit encodings for states in the current design.

```
int set_fsm_encoding encoding_list
```

## **set\_fsm\_encoding\_style**

Defines the encoding style for assigning unencoded states.

```
int set_fsm_encoding_style  
one_hot | binary | gray | auto
```

## **set\_fsm\_minimize**

Determines whether or not state minimization is to be performed on the state machine design during compile.

```
int set_fsm_minimize true | false
```

## **set\_fsm\_order**

Sets the ordering of states in a state machine design.

```
int set_fsm_order state_list
```

## **set\_fsm\_preserve\_state**

Specifies states to be preserved during state minimization.

```
int set_fsm_preserve_state state_list
```

## **set\_fsm\_state\_vector**

Specifies the instance names for flip-flops used to implement the state vector.

```
int set_fsm_state_vector vector_list
```

## set\_ideal\_latency

Specifies ideal network latency.

```
string set_ideal_latency  
[-rise | -fall]  
[-min]  
[-max]  
delay  
object_list
```

## set\_ideal\_net

Sets the ideal\_net attribute on specified individual nets in the current design.

```
int set_ideal_net net_list
```

## set\_ideal\_network

Marks a set of ports or pins in the current design as sources of an ideal network. This disables timing update and optimization of cells and nets in the transitive fanout of the specified objects.

```
int set_ideal_network  
[-dont_care_placement]  
object_list
```

## set\_ideal\_transition

Specifies ideal transition for the ideal network and ideal nets.

```
string set_ideal_transition  
[-rise | -fall]  
[-min]  
[-max]  
transition_time  
object_list
```

## set\_impl\_priority

Sets the formula attribute of the priority parameter and/or the set\_id attribute for implementations in synthetic libraries.

```
int set_impl_priority  
[-priority formula]  
[-set_id id]  
implementation_list
```

## set\_implementation

Specifies the implementation to use for synthetic library cell instances in a design.

```
int set_implementation  
implementation_name  
cell_list  
[-check_impl]
```

## set\_input\_delay

Sets input delay on pins or input ports relative to a clock signal.

```
int set_input_delay  
delay_value  
[-clock clock  
[-clock_fall]  
[-level_sensitive]]  
[-network_latency_included]  
[-source_latency_included]  
[-rise]  
[-fall]  
[-max]  
[-min]  
[-add_delay]  
port_pin_list
```

## set\_input\_transition

Sets the max\_transition\_rise, max\_transition\_fall, min\_transition\_rise, or min\_transition\_fall attributes to the specified transition values on the specified input and inout ports.

```
int set_input_transition  
transition  
[-rise]  
[-fall]  
[-min]  
[-max]  
port_list
```

## **set\_isolate\_ports**

Specifies the ports that are to be isolated from internal fanouts of their driver nets.

```
int set_isolate_ports  
[-type buffer]  
[-type inverter]  
[-driver cell_name]  
[-force]  
port_list
```

## **set\_isolation\_operations**

Specifies a group of operations for operand isolation by Behavioral Compiler.

```
int set_isolation_operations  
[-process process_name]  
[-exclude_operations operation_names]  
[-include_operations operation_names]
```

## **set\_jtag\_implementation** (dctcl-mode only)

Built-in Tcl command.

## **set\_jtag\_instruction** (dctcl-mode only)

Built-in Tcl command.

## **set\_jtag\_manufacturer\_id** (dctcl-mode only)

Built-in Tcl command.

## **set\_jtag\_part\_number** (dctcl-mode only)

Built-in Tcl command.

## **set\_jtag\_port** (dctcl-mode only)

Built-in Tcl command.

## **set\_jtag\_port\_mode** (dctcl-mode only)

Built-in Tcl command.

## **set\_jtag\_port\_routing\_order** (dctcl-mode only)

Built-in Tcl command.

## **set\_jtag\_port\_type** (dctcl-mode only)

Built-in Tcl command.

## **set\_jtag\_version\_number** (dctcl-mode only)

Built-in Tcl command.

## **set\_layer**

Defines features of a schematic layer.

```
int set_layer  
layer_name  
attribute  
value
```

## **set\_libcell\_dimensions**

Sets the width and height of a library cell.

```
int set_libcell_dimensions  
-cell cell_name  
-width width  
-height height
```

## **set\_libpin\_location**

Sets the location of a pin of a library cell relative to the origin of the library cell.

```
int set_libpin_location  
-cell library_cell_name  
-pin pin_name_of_the_library_cell  
-coordinate {x_coordinate y_coordinate}
```

## **set\_load**

Sets the load attribute to a specified value on specified ports and nets.

```
int set_load  
value  
objects  
[-subtract_pin_load]  
[-min]  
[-max]  
[[-pin_load]  
[-wire_load]]
```

## **set\_local\_link\_library**

Sets the local\_link\_library attribute to specified files and libraries on the current design.

```
int set_local_link_library  
local_link_library
```

## **set\_logic\_dc**

Specifies one or more input ports in the current design that are to be driven by don't care. The `set_logic_one` and `set_logic_zero` commands are used the same way as this command.

```
int set_logic_dc port_list
```

## **set\_logic\_one**

Specifies one or more input ports in the current design that are to be driven by logic 1. The `set_logic_zero` and `set_logic_dc` commands are used the same way as this command.

```
int set_logic_one port_list
```

## **set\_logic\_zero**

Specifies one or more input ports in the current design that are to be driven by logic 0. The `set_logic_one` and `set_logic_dc` commands are used the same way as this command.

```
int set_logic_zero port_list
```

## **set\_map\_only**

Sets the `map_only` attribute on specified objects so that they can be excluded from logic-level optimization during compile.

```
int set_map_only  
object_list  
flag
```

## **set\_max\_area**

Sets the `max_area` attribute to a specified value on the current design.

```
int set_max_area  
[-ignore_tns]  
area_value
```



## **set\_max\_capacitance**

Sets the `max_capacitance` attribute to a specified value on the specified ports and designs.

```
int set_max_capacitance  
capacitance_value  
object_list
```

## **set\_max\_cycles**

Sets the maximum number of cycles between two Behavioral Compiler operations and loop boundaries for a specified process or for all processes.

```
int set_max_cycles  
[-process process_name]  
cycle_offset  
-from_option start_operation  
-to_option end_operation
```

## **set\_max\_delay**

Specifies a maximum delay target for paths in the current design.

```
int set_max_delay  
delay_value  
[-rise | -fall]  
[-from from_list]  
[-through through_list]  
[-to to_list]  
[-group_path group_name]  
[-reset_path]
```

## **set\_max\_dynamic\_power**

Sets the target dynamic power for the current design by setting the `max_dynamic_power` attribute to a specified value.

```
int set_max_dynamic_power  
dynamic_power  
[GW | MW | KW | W | mW | uW | nW | pW | fW | aW]
```

## **set\_max\_fanout**

Sets the `max_fanout` attribute to a specified value on specified input ports and/or designs.

```
int set_max_fanout  
fanout_value  
object_list
```

## **set\_max\_leakage\_power**

Sets the target leakage power for the current design by setting the `max_leakage_power` attribute to a specified value.

```
int set_max_leakage_power leakage_power  
[GW | MW | KW | W | mW | uW | nW | pW | fW | aW]
```

## **set\_max\_peak\_noise**

Sets the `max_peak_noise` attribute to a specified value on specified ports or designs.

```
int set_max_peak_noise  
noise_value  
object_list
```

## **set\_max\_time\_borrow**

Sets the `max_time_borrow` attribute to a specified value on clocks, latch cells, data pins, or clock (enable) pins, to constrain the amount of time borrowing possible for level-sensitive latches.

```
int set_max_time_borrow  
delay_value  
object_list
```

## **set\_max\_toggle\_rate**

Sets or resets the `max_toggle_rate` attribute on designs, cells, nets, pins, and ports of the current design.

```
int set_max_toggle_rate  
object_list  
[-value max_tr_value]  
[-clock clock_name]
```

## **set\_max\_transition**

Sets the `max_transition` attribute to a specified value on specified ports or designs.

```
int set_max_transition  
transition_value  
object_list
```

## **set\_memory\_input\_delay**

Sets the input delay on a memory to be used by Behavioral Compiler.

```
int set_memory_input_delay  
[delay_value]  
[-external ext_delay_value]  
[-name mem_name]
```

## **set\_memory\_output\_delay**

Sets the output delay on a memory to be used by Behavioral Compiler, and enables operation chaining on the outputs of the memory.

```
int set_memory_output_delay  
delay_value  
[-external ext_delay_value]  
[-name mem_name]
```

## **set\_min\_capacitance**

Sets the `min_capacitance` attribute to a specified value on specified input ports in the current design.

```
int set_min_capacitance  
capacitance_value  
object_list
```

## **set\_min\_cycles**

Sets the minimum number of cycles between two Behavioral Compiler operations and loop boundaries for a specified process or for all processes.

```
int set_min_cycles  
[-process process_name]  
cycle_offset  
-from_option start_operation  
-to_option end_operation
```

## set\_min\_delay

Specifies a minimum delay target for paths in the current design.

```
int set_min_delay  
delay_value  
[-rise | -fall]  
[-from from_list]  
[-through through_list]  
[-to to_list]  
[-reset_path]
```

## set\_min\_fault\_coverage (dctcl-mode only)

Built-in Tcl command.

## set\_min\_library

Sets an alternate library to use for minimum delay analysis.

```
int set_min_library  
max_library  
-min_version  
min_library | -none
```

## set\_min\_porosity

Sets the minimum\_porosity attribute on specified designs or on the current design.

```
int set_min_porosity  
porosity_value  
[design_list]
```

## set\_minimize\_tree\_delay

Sets the minimize\_tree\_delay attribute on a design or designs, thus determining whether an arithmetic expression tree will be restructured to minimize delay during compile. By default, all expression trees are candidates for tree height minimization if timing constraints are specified.

```
int set_minimize_tree_delay  
[true | false]  
[-design design_list]
```

## **set\_mode**

Selects the mode of a component.

```
int set_mode  
[mode_list]  
[instance_list]
```

## **set\_model\_drive**

Sets the `model_drive` attribute to a specified value on specified input or inout ports to set their drive values during synthetic library modeling.

```
int set_model_drive  
drive_value  
port_list
```

## **set\_model\_load**

Sets the `model_load` attribute to a specified value on specified ports to set their load values during synthetic library modeling.

```
int set_model_load  
load_value  
port_list
```

## **set\_model\_map\_effort**

Sets the `model_map_effort` attribute to a specified value on the current design, to specify the relative amount of CPU time to use during synthetic library modeling.

```
int set_model_map_effort low | medium | high
```

## **set\_model\_scale**

Sets the `model_scale` attribute to a specified value on the current design, to use as a scale factor in calculating timing constraints during synthetic library modeling.

```
int set_model_scale scale
```

## set\_multibit\_options

Sets the `multibit_mode` and `minimum_multibit_width` attributes to specified values on the current design.

```
int set_multibit_options
[-default]
[-mode multibit_mode]
[-minimum_width width]
```

## set\_multicycle\_path

Modifies the single-cycle timing relationship of a constrained path.

```
int set_multicycle_path
path_multiplier
[-rise | -fall]
[-setup | -hold]
[-start | -end]
[-from from_list]
[-to to_list]
[-through through_list]
[-reset_path]
```

## set\_operand\_isolation\_cell

Specifies a list of GTECH cells to be operand isolation candidates.

```
int set_operand_isolation_cell
[object_list]
```

## set\_operand\_isolation\_slack

Sets the timing threshold below which the automatic isolation roll back operation is not triggered.

```
int set_operand_isolation_slack slack_number
```

## set\_operand\_isolation\_style

Sets the operand isolation style that Power Compiler uses for operand isolation.

```
int set_operand_isolation_style
[-logic logic_style]
```

## set\_operating\_conditions

Defines the operating conditions for the current design.

```
int set_operating_conditions
[-min min_condition]
[-max max_condition]
[-min_library min_lib]
[-max_library max_lib]
[-min_phys min_proc]
[-max_phys max_proc]
[-library lib]
[condition]
```

## set\_opposite

Defines two input ports as logically opposite.

```
int set_opposite
port1
port2
```

## set\_optimize\_registers

Sets the `optimize_registers` attribute on the specified design or on the current design, so that compile automatically invokes the DC-Ultra `optimize_registers` command to retime the design during optimization.

```
int set_optimize_registers
[true | false]
[-design design_list]
```

## set\_output\_delay

Sets output delay on pins or output ports relative to a clock signal.

```
int set_output_delay
delay_value
[-clock clock]
[-clock_fall] ]
[[-level_sensitive]]
[-network_latency_included]
[-source_latency_included]
[-rise]
[-fall]
[-max]
[-min]
[-add_delay]
[-group_path group_name] port_pin_list
```

## set\_pad\_type

Indicates the type of I/O pads needed on given ports.

```
int set_pad_type  
[-example example_pad]  
[-exact exact_pad]  
[-schmitt | -hysteresis]  
[-pullup]  
[-pulldown]  
[-opendrain]  
[-opensesource]  
[-vil vil]  
[-vih vih]  
[-vol vol]  
[-voh voh]  
[-vimin vimin]  
[-vimax vimax]  
[-vomin vomin]  
[-vomax vomax]  
[-currentlevel currentlevel]  
[-clock]  
[-no_clock]  
[-slewrateslewratesvalue]  
design_or_port_list
```

## set\_pipeline\_stages

Sets directives to control the implementation of DW03\_mult\_n\_stage operators referenced by the specified cells.

```
int set_pipeline_stages  
cell_list  
[-min min_stages]  
[-fixed fixed_stages]  
[-auto]
```

## set\_port\_configuration

Provides the Shadow LogicDFT utility with information about the input and output ports of the specified elements that are to receive wrappers.

```
int set_port_configuration  
-cell cell_design_ref_list  
-port port_name  
[-tristate]  
[-wrapper_exclude]  
[-clock clock_name]  
[-read signal_value_pin_pairs]  
[-write signal_value_pin_pairs]
```



## **set\_port\_fanout\_number**

Sets the number of external fanout points driven by specified ports in the current design.

```
int set_port_fanout_number  
fanout_number port_list
```

## **set\_port\_is\_pad**

Sets the `port_is_pad` attribute on specified ports and/or designs, to indicate that those ports are to have I/O pads attached.

```
int set_port_is_pad [port_design_list]
```

## **set\_port\_location**

Annotates the specified top-level port with X, Y coordinates and layer geometry, to be used by Floorplan Manager and Physical Compiler during execution of `reoptimize_design`.

```
int set_port_location  
[-coordinate {x_coordinate y_coordinate}]  
[-layer_name {layer_name}]  
[use only in Physical Compiler]  
[-layer_area {lower_x_coordinate  
lower_y_coordinate  
upper_x_coordinate upper_y_coordinate}]  
[use only in Physical Compiler]
```

## **set\_prefer**

Sets the preferred attribute on specified library gates.

```
int set_prefer  
[-min]  
gate_list
```

## **set\_propagated\_clock**

Specifies propagated clock latency.

```
string set_propagated_clock object_list
```

## set\_register\_type

Sets the `latch_type` or `flip_flop_type` attributes on designs or cell instances, to specify which sequential cells from the target library are to be used by compile.

```
int set_register_type
[[-exact] -latch example_latch]
[[-exact] -flip_flop example_flip_flop]
[cell_or_design_list]
```

## set\_resistance

Sets the resistance value on nets.

```
int set_resistance
value
[-min]
[-max]
net_list
```

## set\_resource\_allocation

Sets the `resource_allocation` attribute on the current design, thus specifying the type of resource allocation to be used by compile.

```
int set_resource_allocation
none | area_only | area_no_tree_balancing |
constraint_driven
```

## set\_resource\_implementation

Sets the `resource_implementation` attribute on the current design, thus specifying the type of resource implementation to be used by compile.

```
int set_resource_implementation
area_only | constraint_driven | use_fastest
```

## set\_rtl\_load

Sets an RTL load value for capacitance and resistance on pins, ports and nets.

```
int set_rtl_load
-cap cvalue
-res rvalue
[-min]
[-max]
pin_net_list
```

## set\_scan\_bidi

Determines whether insert\_scan and insert\_dft configure specified bidirectional ports as inputs or outputs, or leave them untouched, during scan shift.

```
int set_scan_bidi
  bidir_mode
  -port port_list
```

## set\_scan\_configuration

Specifies the scan chain design.

```
int set_scan_configuration
[-add_lockup true | false]
[-area_critical false]
[-bidi_mode input | output | no_disabling ]
[-chain_count integer_or_default |
-longest_chain_length integer_or_default]
[-clock_gating entire_design | leaf_cell |
superbuffer]
[-clock_mixing no_mix | mix_edges |
mix_clocks | mix_clocks_not_edges]
[-create_test_clocks_by_system_clock_domain
true | false ]
[-dedicated_scan_ports true | false]
[-disable true | false]
[-existing_scan true | false]
[-external_tristates disable_all |
enable_one | no_disabling]
[-hierarchical_isolation true | false]
[-internal_clocks true | false ]
[-internal_tristates disable_all |
enable_one | no_disabling]
[-insert_end_of_chain_lockup_latch true |
false]
[-methodology full_scan | partial_scan |
none]
[-multibit_segments true | false]
[-physical true | false]
[-prfile report_file_name]
[-prtool cadence | avant]
[-rebalance true | false]
[-replace true | false]
[-route true | false]
[-route_signals all | global | serial |
clocks | scan_enables]
[-style multiplexed_flip_flop | clocked_scan
| lssd |
aux_clock_lssd | combinational | none]
```

## set\_scan\_element

Sets the `scan_element` attribute on specified design objects, to determine whether or not `insert_scan` replaces them with scan cells.

```
int set_scan_element  
true | false  
cell_design_ref_list  
-multibit multi-bit_list
```

## set\_scan\_link

Declares a scan link for the current design.

```
int set_scan_link  
scan_link_name wire | scan_out_lockup
```

## set\_scan\_path

Specifies a scan chain for the current design.

```
int set_scan_path  
scan_chain_name  
[ordered_list]  
[-dedicated_scan_out true | false]  
[-complete true | false]  
[-chain_length integer_or_default]  
[-clock clock_name]
```

## set\_scan\_register\_type

Specifies a list of scan sequential cells from the target library that are to be used by `insert_scan` or `compile_scan` when scan replacing designs or cell instances.

```
int set_scan_register_type  
[-exact]  
-type example_scan_seq_cell_list  
[cell_or_design_list]
```

## set\_scan\_segment

Identifies existing logic in the current design that is to be designated a scan segment.

```
int set_scan_segment  
scan_segment_name  
[-access signal_type_pin_pairs]  
[-contains member_list]  
[-synthesizable true | false | default]  
[-reverse_order true | false]
```

## set\_scan\_signal

Specifies one or more scan signals for the current design.

```
int set_scan_signal  
scan_signal_type  
-port port_list  
[-hookup pad_instance_name/port [-sense  
sense]]  
[-chain chain_list]
```

## set\_scan\_state

Sets the scan state status for the current db design.

```
int set_scan_state  
test_ready | scan_existing
```

## set\_scan\_style (dctcl-mode only)

Built-in Tcl command.

## set\_scan\_transparent

Sets the scan\_latch\_transparent attribute on specified design objects, to determine whether or not level-sensitive sequential cells are modeled as transparent latches during automatic test pattern generation (ATPG).

```
int set_scan_transparent  
true | false  
cell_design_ref_list  
-multibit multi-bit_list  
-existing
```

## set\_scan\_tristate

For specified tristate nets, determines whether insert\_scan and insert\_dft disable all drivers, enable exactly one driver, or leave the nets untouched, during scan shift.

```
int set_scan_tristate  
disabling_option  
-net net_list
```

## **set\_share\_cse**

Sets the `share_cse` attribute, which determines whether common subexpressions are shared during compile. By default, all common subexpressions are shared unless otherwise specified.

```
int set_share_cse  
[true | false]  
[-design design_list]
```

## **set\_signal\_type**

Sets the signal type on a list of pins or ports.

```
int set_signal_type  
signal_type port_list  
[-associated_clock clk]  
[-index signal_index]
```

## **set\_simple\_compile\_mode**

Places Design Compiler into simple compile mode.

```
int set_simple_compile_mode  
[true | false]  
[-verbose]  
[-budget]
```

## **set\_state\_for\_retiming**

Sets the `state_for_retiming` attribute on cells in the current design. This command can effect both hierarchical cells and sequential leaf cells.

```
int set_state_for_retiming  
cell_list preserve | dont_care
```

## **set\_structure**

Sets various structure attributes on a design or on a list of designs, to determine whether and how the designs are structured during compile.

```
int set_structure  
[true | false]  
[-design design_list]  
[-boolean true | false]  
[-boolean_effort low | medium | high]  
[-timing true | false]
```

## set\_switching\_activity

Sets (or resets) the toggle\_rate and static\_probability values for nets, pins, and ports of the current design.

```
int set_switching_activity  
[-static_probability sp_value]  
[-toggle_rate tr_value]  
[-state_dep boolean_eq_of_pins]  
[-path_dep sources_of_path]  
[-transition_type rising | falling]  
[-period period_value | -clock clock_name]  
object_list
```

## set\_synlib\_dont\_get\_license

Specifies a list of synthetic library part licenses that are not automatically checked out.

```
int set_synlib_dont_get_license  
license_list
```

## set\_test\_assume

Sets the test\_assume attribute to a logic value to be assumed on specified cell output pins throughout test design rule checking.

```
int set_test_assume  
zero_or_one_value  
pin_list
```

## set\_test\_dont\_fault (dctcl-mode only)

Built-in Tcl command.

## set\_test\_hold

Sets the test\_hold attribute to a logic value to be assumed on specified input ports during testing.

```
int set_test_hold  
zero_or_one_value  
port_list
```

## set\_test\_initial

Sets the test\_initial attribute to a logic value to be assumed on specified cell output pins at the start of test design rule checking and fault simulation.

```
int set_test_initial  
zero_or_one_value  
pin_list
```

## **set\_test\_isolate**

Sets the `test_isolate` attribute on the specified cells, pins or ports, indicating that they are to be logically isolated and considered untestable during test design rule checking.

```
int set_test_isolate pin_cell_port_list
```

## **set\_test\_mask\_fault** (dctcl-mode only)

Built-in Tcl command.

## **set\_test\_methodology** (dctcl-mode only)

Built-in Tcl command.

## **set\_test\_require** (dctcl-mode only)

Built-in Tcl command.

## **set\_test\_signal**

Specifies test-mode signals for the current design.

```
int set_test_signal  
test_signal_type  
-port port_name
```

## **set\_test\_target**

Define the core wrapper modes for a specific mode in the test schedule.

```
int set_test_target  
[-purpose core_internal_test |  
top_internal_test | mission_mode]  
[-cores core_list]  
[-test_mode mode_name ]
```

## **set\_test\_unmask\_fault** (dctcl-mode only)

Built-in Tcl command.

## **set\_timing\_ranges**

Sets timing ranges for the current design.

```
int set_timing_ranges  
[timing_ranges]  
[-library library_name]
```



## **set\_transform\_for\_retiming**

Sets the `transform_for_retiming` attribute on cells in the current design. This can effect both hierarchical cells and sequential leaf cells.

```
int set_transform_for_retiming  
cell_list  
multiclass | decompose | dont_retime
```

## **set\_true\_delay\_case\_analysis**

Sets the `true_delay_case_analysis` attribute, which specifies the input vector value to use for specified pins or ports of the current design for the `-true` and `-justify` options of `report_timing`.

```
int set_true_delay_case_analysis  
0 | 1 | r | f | none port_pin_list
```

## **set\_ultra\_optimization**

Sets the DC Ultra optimization mode and checks out the DC Ultra license, if available, for the current Design Compiler session.

```
int set_ultra_optimization  
[true | false]  
[-force]
```

## **set\_unconnected**

Lists output ports to be unconnected.

```
int set_unconnected port_list
```

## **set\_ungroup**

Sets the `ungroup` attribute on specified designs, cells, or references, indicating that they are to be ungrouped during compile.

```
int set_ungroup  
object_list  
true | false
```

## **set\_unix\_variable**

Sets the value of a UNIX environment variable.

```
string set_unix_variable  
variable_name  
new_value
```

## **set\_user\_budget**

Sets user budgets or budget ratios.

```
string set_user_budget  
-from object_list  
-to object_list  
[-percent]  
value
```

## **set\_wire\_load\_min\_block\_size**

Sets the wire load `min_block_size` attribute on the current design.

```
int set_wire_load_min_block_size size
```

## **set\_wire\_load\_mode**

Sets the `wire_load_model_mode` attribute on the current design, specifying how wire load models are to be used to calculate wire capacitance in nets.

```
int set_wire_load_mode mode_name
```

## **set\_wire\_load\_model**

Set the `wire_load_attach_name` attribute on designs, ports, hierarchical cells of current design, or the specified cluster of the current design, for selecting a wire load model to use in calculating wire capacitance.

```
int set_wire_load_model  
-name model_name  
[-library lib]  
[-min]  
[-max]  
[-cluster cluster_name]  
[object_list]
```

## set\_wire\_load\_selection\_group

Specify a selection group to use for determining a wire load model to be assigned to designs and cells or to a specified cluster. This command is supported only for the *enclosed* wire load mode.

```
int set_wire_load_selection_group  
[-library lib]  
[-min]  
[-max]  
[-cluster cluster_name]  
group_name  
[object_list]
```

## set\_wired\_logic\_disable

Sets the `wired_logic_disable` attribute on the specified ECL designs, to indicate whether or not the creation of wired OR logic is to be disabled when optimizing the designs using compile.

```
int set_wired_logic_disable  
object_list  
[true | false]
```

## set\_wrapper\_element

Sets the `wrapper_element` attribute on a list of elements around which `preview_dft` and `insert_dft` are to insert a wrapper when the Shadow LogicDFT utility is enabled.

```
int set_wrapper_element  
cell_design_ref_list  
-type wrapper_type
```

## setenv (dctcl-mode only)

Sets the value of a system environment variable.

```
string setenv variable_name new_value
```

## sh

Sends a command to the UNIX operating system.

```
int sh command
```

## **simplify\_constants**

Propagates constants and other information in the current design.

```
int simplify_constants  
[-verify]  
[-verify_hierarchically]  
[-verify_effort low | medium | high]  
[-boundary_optimization]
```

## **sizeof\_collection** (dctcl-mode only)

Returns the number of objects in a collection.

```
int sizeof_collection collection1
```

## **socket** (dctcl-mode only)

Built-in Tcl command.

## **sort\_collection** (dctcl-mode only)

Sorts a collection based on one or more attributes, resulting in a new, sorted collection. The sort is ascending by default.

```
collection sort_collection  
[-descending]  
collection1  
criteria
```

## **source** (dctcl-mode only)

Read a file and evaluate it as a Tcl script.

```
string source  
[-echo]  
[-verbose] file
```

## **split** (dctcl-mode only)

Built-in Tcl command.

## **string** (dctcl-mode only)

Built-in Tcl command.

### **sub\_designs\_of** (dctcl-mode only)

Gets the subdesigns according to the options. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
collection sub_designs_of  
[-hierarchy]  
[-in_partition | -partition_only]  
[-dt_only | -ndt_only]  
[-multiple_instances | -single_instances]  
[-names_only]  
design
```

### **sub\_instances\_of** (dctcl-mode only)

Gets the subinstances according to the options. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

```
collection sub_instances_of  
[-hierarchy]  
[-in_partition]  
[-partition_only]  
[-dt_only]  
[-ndt_only]  
[-of_references reference_list]  
[-master_instance]  
[-names_only]  
design
```

### **subst** (dctcl-mode only)

Built-in Tcl command.

### **suppress\_message** (dctcl-mode only)

Disables printing of one or more informational or warning messages.

```
string suppress_message [message_list]
```

### **switch** (dctcl-mode only)

Built-in Tcl command.

### **syntax\_check**

Enables or disables Syntax Checker `syntax_check` mode, which checks commands for syntax errors without executing them.

```
int syntax_check true | false
```

**tclLog** (dctcl-mode only)  
Built-in Tcl command.

**tell** (dctcl-mode only)  
Built-in Tcl command.

**time** (dctcl-mode only)  
Built-in Tcl command.

**trace** (dctcl-mode only)  
Built-in Tcl command.

**trace\_nets**  
Enables global net tracing during `check_test` on the specified nets in the current design.

```
int trace_nets hierarchical_net_list
```

**transform\_csa**  
Transforms arithmetic operators (for example, addition, subtraction, and multiplication) into the carry save adder (CSA) operator, for the specified design or for the current design.

```
int transform_csa  
[design_name]  
[-labelled_only]  
[-decompose_multiply all | none | constant]  
[-duplicate]  
[-area]  
[-group]  
[-dont_split]
```

**translate**  
Translates a design from one technology to another.

```
int translate  
[-verify]  
[-verify_hierarchically]  
[-verify_effort low | medium | high]  
[-preserve_structure]
```

## **unalias**

Removes alias definitions.

```
list unalias  
[-all]  
[alias_list]
```

## **ungroup**

Removes a level of hierarchy.

```
int ungroup  
cell_list | -all  
[-prefix prefix_name]  
[-flatten]  
[-simple_names]  
[-soft]  
[-small n]  
[-force]
```

## **uniquify**

Removes multiply-instantiated hierarchy in the current design by creating a unique design for each cell instance.

```
int uniquify  
[-force]  
[-base_name base_name]  
[-cell cell_list]  
[-reference design_name]  
[-new_name new_design_name]
```

## **unschedule**

Permits Behavioral Compiler to reschedule I/O operations into cycles different from those defined in the original HDL description.

```
int unschedule operation_names
```

## **unset** (dctcl-mode only)

Built-in Tcl command.

## **unset\_fpga**

Removes the behavioral synthesis FPGA configuration on the current design. The design is restored to targeting an ASIC implementation.

```
int unset_fpga
```

### **unsuppress\_message** (dctcl-mode only)

Enables printing of one or more suppressed informational or suppressed warning messages.

```
string unsuppress_message [messages]
```

### **untrace\_nets**

Disables global net tracing during `check_test` on any specified nets for which net tracing had been previously enabled by `trace_nets`.

```
int untrace_nets  
hierarchical_net_list | -all
```

### **update** (dctcl-mode only)

Built-in Tcl command.

### **update\_bounds**

Updates an existing bound by adding or removing objects. The bound should be of type `movebound`.

```
int update_clusters cell_list
```

### **update\_clusters**

Updates the clusters associated with the current design to reflect the changes made to a subdesign.

```
int update_bounds  
[-name bound_name]  
[-bound bound_object]  
[-add]  
[-remove]cell_list  
cell_list
```

### **update\_lib**

Reads in a specified library file and uses it to update an existing technology, synthetic, or symbol library.

```
int update_lib  
[-overwrite]  
[-permanent]  
library_name  
file_name  
[-no_warnings]
```



## **update\_script**

Modifies an old `dc_shell` script to use current `dc_shell` commands.

```
int update_script
[-from_version version]
script_file_name
[-output_file output_file_name]
```

## **update\_timing**

Updates timing information on the current design.

```
int update_timing
```

## **uplevel** (dctcl-mode only)

Built-in Tcl command.

## **upvar** (dctcl-mode only)

Built-in Tcl command.

## **variable** (dctcl-mode only)

Built-in Tcl command.

## **vwait** (dctcl-mode only)

Built-in Tcl command.

## **which**

Displays the pathname of one or more files, in `dc_shell` or in `dc_shell-t` (Tcl mode of `dc_shell`).

```
list which file_names
```

## **while**

Loop execution control structure.

```
while ( expression ) {
loop-statement-block
}
```

## **write**

Writes a design netlist or schematic from `dc_shell` to a file.

```
int write  
[-format output_format]  
[-hierarchy]  
[-no_implicit]  
[-modified]  
[-output output_file_name]  
[-library library_name]  
design_list  
[-names_file name_mapping_files]  
[-donot_expand_dw]
```

## **write\_bsd\_protocol**

Writes a boundary-scan protocol file.

```
int write_bsd_protocol  
[-out protocol_file]  
[-format tpf | stil]
```

## **write\_bsd1**

Generates the boundary-scan description language (BSD1) file for a boundary-scan design.

```
int write_bsd1  
[-naming_check VHDL | BSD1 | none]  
[-output file_name]  
[-effort low | medium | high]
```

## **write\_clusters**

Writes to a file in Physical Design Exchange Format (PDEF) the physical cluster annotations associated with a design.

```
int write_clusters  
[-design design_name]  
[-output new_cluster_file_name]  
[-no_attributes]  
[-hier_cells]  
[-new_cells_only original_cluster_file_name]
```

## **write\_compare\_design\_script**

Saves the compare\_design script, which contains dc\_shell commands to be used during verification with balance\_buffer, compare\_design, compile, insert\_pads, reoptimize\_design, and translate.

```
int write_compare_design_script
```

## **write\_compile\_script** (dctcl-mode only)

Writes a compile script for the specified design. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

```
write_compile_script  
[-absolute_paths]  
[-hierarchy]  
[-format dcsch | dctcl]  
[-no_reports]  
[-refining]  
-destination pass  
[-update design_list]  
design
```

## **write\_constraints**

Writes constraints for the place and route tools.

```
int write_constraints  
[-output file_name]  
[-format synopsys | sdf | sdf-v2.1]  
[-max_paths max_path_number]  
[-nworst nworst_number]  
[-max_path_slack slack_value]  
[-cover_design | -cover_nets]  
[-net_priorities]  
[-min_net_priority min_priority_number]  
[-max_net_priority max_priority_number]  
[-low_priorities]  
[-max_path_timing]  
[-net_timing]  
[-load_delay net | cell]  
[-net_capacitance]  
[-subtract_pin_cap]  
[-cell_groups]  
[-hierarchy]  
[-by_input_pin_name]  
[-by_output_pin_name]  
[-max_nets max_net_number]  
[-from start_point_list]  
[-to end_point_list]  
[-through through_point_list]
```

## **write\_design\_lib\_paths**

Writes to a file the paths to which design libraries are mapped.

```
int write_design_lib_paths  
[-filename file_name]  
[-dc_setup]
```

## **write\_designlist** (dcsh-mode only)

Writes a list of designs referenced by the specified design or by the current design.

```
int write_designlist  
[-output listfile]  
[design]
```

## **write\_environment**

Writes the variable settings and constraints for the specified cells or designs.

```
write_environment  
[-cells cell_list | -designs design_list]  
[-format dcsh | dctcl]  
[-output file_name]  
[-suffix suffix]  
[-environment_only]  
[-constraints_only]  
[-no_lib_info]
```

## **write\_file** (dctcl-mode only)

Built-in Tcl command.

## **write\_ibm\_constraints**

Writes Synopsys Design Constraints (SDC) in a neutral format for import into the IBM EinsTimer static timing analysis tool.

```
int write_ibm_constraints  
[-hierarchy]  
[-full_path_lib_names]  
[-output output-file-name]  
[-ignored_file ignored-commands-file-name]
```

## **write\_layout\_scan**

Writes scan chain information for performing scan chain reordering using third-party place and route tools.

This command is part of Scan Planner, which is available with a separate license.

```
int write_layout_scan  
[-output output_command_file]  
[-noclockdomain]
```

## **write\_lib**

Writes a compiled library to disk in Synopsys database, EDIF, or VHDL format.

```
int write_lib library_name  
[-format db | edif | vhdl]  
[-output file_name]  
[-names_file file_list]  
[-macro_only]
```

## **write\_makefile** (dctcl-mode only)

Writes a makefile that defines the dependencies and commands required to compile the specified design. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

```
write_makefile  
[-absolute_paths]  
[-dependencies depends]  
[-dc_shell exec_name]  
[-format dcsh | dctcl]  
-destination pass  
[-target target_name]  
[-lsf [-bsubargs bsub_args]]  
[-update design_list]  
design
```

## **write\_parasitics**

Writes parasitics in SPEF format to a disk file for the delay calculation tools.

```
int write_parasitics  
[-output file_name]  
[-format reduced | distributed]  
[-min]  
[-ratio ratio_number]  
[-script]
```

### **write\_partition** (dctcl-mode only)

Writes the database for a design into the Automated Chip Synthesis data structure. For use only in `dc_shell-t` (Tcl mode of `dc_shell`).

```
int write_partition
-type pre | post
[-destination pass]
[-hierarchy]
[design]
```

### **write\_partition\_constraints** (dctcl-mode only)

Writes out the timing constraints for a design. For use only in `dc_shell-t` (Tcl mode of `dc_shell`).

```
int write_partition_constraints
[-hierarchy]
[-format dcsh | dctcl]
-destination pass
[-update design_list]
[design]
```

### **write\_power**

Calculates and saves dynamic and static power information of a design or instance for interface with RTL Analyzer.

```
int write_power
[-net]
[ -cell]
[-only cell_or_net_list]
[-cumulative]
[-flat]
[-exclude_boundary_nets]
[-analysis_effort low | medium | high]
```

## **write\_rtl**

Writes the design synthesized by Behavioral Compiler to a file in a hardware description language (VHDL, Verilog, SystemC).

```
int write_rtl
[-format output_format]
[-output output_file_name]
[-use_packages vhdl_packages]
[-include_files
verilog_or_systemc_include_files]
[-simulation]
[-debug_mode]
[-rtl_script script_name]
[-ignore_rtl_processes]
```

## **write\_rtl\_load**

Writes a script of RTL load commands for the current design.

```
int write_rtl_load
[-format dctcl | dcsh]
[-output file_name]
```

## **write\_script**

Writes *dc\_shell* commands to save the current settings.

```
int write_script
[-hierarchy]
[-no_annotated_check]
[-no_annotated_delay]
[-full_path_lib_names]
[-format dctcl | dcsh]
[-output file_name]
```

## **write\_sdc**

Writes out a script in Synopsys Design Constraints (SDC) format.

```
int write_sdc
file_name
[-version sdc_version]
```

## **write\_sdf**

Writes a Standard Delay Format (SDF) back-annotation file.

```
string write_sdf  
[-version sdf_version]  
[-instance inst_name]  
file_name
```

## **write\_test**

Formats the test patterns for the current design into one or more test vector files.

```
int write_test  
[-input test_program_name]  
[[-output output_vector_file_name]  
[-cumulative]]  
[-format test_program_format]  
[-first n_patterns]  
[-parallel]  
[-part_number part_number]  
[-revision revision]
```

## **write\_test\_model**

Writes a test model file.

```
int write_test_model  
[-format ctl | db]  
[-output model_file]  
design_name
```

## **write\_test\_protocol**

Writes a test protocol file.

```
int write_test_protocol  
[-out file_name]  
[-format tpf | still]
```

## **write\_testsim\_lib**

Note: TestSim is obsolete with 1999.10, and has been replaced by the TetraMax fault simulator. For more information, see the TetraMax documentation.



## **write\_timing**

Writes leaf cell pin-to-pin timing information to a disk file.

```
int write_timing  
[-output timing_file_name]  
[-load_delay net | cell]  
[-design design_name]
```

---

## Commands Specific to dcsch Mode

The following commands are available only in dcsch mode:

- allocate\_budgets
- check\_unmapped
- execute
- include
- remove\_variable
- write\_designlist

---

## Commands Specific to dctcl Mode

The following commands are available only in dctcl mode:

- acs\_check\_directories
- acs\_compile\_design
- acs\_create\_directories
- acs\_get\_parent\_partition
- acs\_get\_path
- acs\_merge\_design
- acs\_read\_hdl
- acs\_recompile\_design
- acs\_refine\_design
- acs\_report\_directories
- add\_to\_collection
- after
- allocate\_partition\_budgets
- append
- apropos
- array
- auto\_execok
- auto\_import
- auto\_load
- auto\_load\_index
- auto\_qualify
- binary
- catch
- clock
- close
- compare\_collections
- compile\_partitions
- concat
- copy\_collection
- create\_command\_group

create\_pass\_directories  
current\_design\_name  
date  
define\_proc\_attributes  
encoding  
eof  
error  
error\_info  
eval  
exec  
expr  
fblocked  
fconfigure  
fcopy  
file  
fileevent  
filter\_collection  
flush  
for  
foreach\_in\_collection  
format  
get\_cells  
get\_clocks  
get\_clusters  
get\_designs  
get\_generated\_clocks  
get\_lib\_cells  
get\_lib\_pins  
get\_libs  
get\_message\_info  
get\_multibits  
get\_nets  
get\_object\_name  
get\_path\_groups  
get\_pins  
get\_ports  
get\_references  
get\_timing\_paths  
getenv  
gets  
glob  
global  
incr  
index\_collection  
info  
interp  
is\_false

is\_true  
join  
lappend  
lindex  
linsert  
list\_attributes  
list\_files  
list\_licenses  
llength  
lminus  
lrange  
lreplace  
ls  
lsearch  
lsort  
man  
namespace  
open  
package  
parse\_proc\_arguments  
pid  
print\_suppressed\_messages  
print\_variable\_group  
printenv  
printvar  
proc  
proc\_args  
proc\_body  
puts  
query\_objects  
read\_db  
read\_edif  
read\_partition  
read\_sdc  
read\_verilog  
read\_vhdl  
redirect  
reg\_global\_var  
regexp  
regsub  
remove\_from\_collection  
remove\_pass\_directories  
rename  
report\_partitions  
report\_pass\_data  
return  
scan

seek  
set  
set\_compile\_partitions  
setenv  
sizeof\_collection  
socket  
sort\_collection  
source  
split  
string  
sub\_designs\_of  
sub\_instances\_of  
subst  
suppress\_message  
switch  
tclLog  
tell  
time  
trace  
unset  
unsuppress\_message  
update  
uplevel  
upvar  
variable  
vwait  
write\_compile\_script  
write\_makefile  
write\_partition  
write\_partition\_constraints

---

## Synthesis Variables

Synthesis tools define variables that are used to control the behavior of the tools.

### **access\_internal\_pins**

Controls the creation, deletion, and user access of internal pins.

Default value for this variable is false.

### **acs\_area\_report\_suffix**

Specifies the suffix for area reports generated during the automated compile process. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is area.

### **acs\_autopart\_max\_area**

Defines partition threshold; used with other `acs` variables to control chip-level partitioning. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is 0.0 (no maximum area specified).

### **acs\_autopart\_max\_percent**

Controls chip-level partitioning; used with other `acs` variables. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is 0.0% (no maximum percentage specified).

### **acs\_bs\_exec**

Specifies the location of the `budget_shell` executable. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `$$SYNOPSIS/$arch/syn/bin/budget_shell`.

**acs\_bsub\_args**

Specifies the command arguments for the batch submission command in the makefile.

Default value for this variable is "-K -P".

**acs\_bsub\_exec**

Specifies the batch submission command used to run the dc\_shell command when compiling the design.

Default value for this variable is bsub.

**acs\_budget\_output\_file\_suffix**

Specifies the default suffix for log files generated by the allocate\_partition\_budgets command. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

Default value for this variable is btcl.out.

**acs\_budget\_script\_file\_suffix**

Specifies the default suffix for design budgeting script files generated by the allocate\_partition\_budgets command. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

Default value for this variable is btcl.

**acs\_budgeted\_cstr\_suffix**

Specifies the suffix for constraint files generated by the derive\_partition\_budgets command. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

Default value for this variable is con.

**acs\_compile\_script\_suffix**

Specifies the default suffix for script files generated by the write\_compile\_script command, sourced in the makefile generated by the write\_makefile command, and located by the report\_pass\_data command. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

Default value for this variable is autoscr.

**acs\_constraint\_file\_suffix**

Specifies the default suffix for constraint files generated by `write_partition_constraints` during the automated compile process. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `con`.

**acs\_cstr\_report\_suffix**

Specifies the default suffix for constraint reports generated during the automated compile process. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `cstr`.

**acs\_db\_suffix**

Specifies the default suffix for `.db` files that are read or written during the automated compile process. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `db`.

**acs\_dc\_exec**

Specifies the location of the `dc_shell` executable. This variable is used by the `acs_compile_design`, `acs_refine_design`, and `acs_recompile_design` commands to generate the makefile. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `$$SYNOPSYS/$arch/syn/bin/dc_shell`.

**acs\_default\_pass\_name**

Specifies the prefix for the default data directory names. The pass number (either 0 or 1) is added to the prefix to generate the directory name.

Default value for this variable is `pass`.

**acs\_exclude\_extensions**

Specifies the file endings of files you do not want the `acs_read_hdl` command to analyze.

Default value for this variable is `""`.



### **acs\_exclude\_list**

Specifies files and directories you do not want the `acs_read_hdl` command to analyze.

Default value for this variable is "[list \$synopsys\_root]".

### **acs\_global\_user\_compile\_strategy\_script**

Specifies the base file name for the user-defined default compile strategy. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is default.

### **acs\_hdl\_source**

Specifies the location of the source code files analyzed by the `acs_read_hdl` command.

Default value for this variable is "".

### **acs\_lic\_wait**

Specifies the maximum wait time for checking out all the licenses required by a compile job. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is 0.

### **acs\_log\_file\_suffix**

Specifies the default suffix for log files generated during the automated compile process. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is log.

### **acs\_make\_args**

Specifies the command arguments for the make utility command (`gmake`, by default).

Default value for this variable is "-j".

### **acs\_make\_exec**

Specifies the make utility command used to run the compile jobs.

Default value for this variable is `gmake`.

### **acs\_makefile\_name**

Specifies the file name for the makefile generated by the `write_makefile` command and run by the `compile_partitions` command. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `Makefile`.

### **acs\_num\_parallel\_jobs**

Specifies the number of compile jobs to run in parallel when using `gmake` as the make utility. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `1`.

### **acs\_override\_report\_suffix**

Specifies the suffix for user-defined partition report scripts. For use in Tcl mode of `dc_shell` (`dc_shell-t`) only.

Default value for this variable is `report`.

### **acs\_override\_script\_suffix**

Specifies the suffix for user-defined partition compile scripts. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `scr`.

### **acs\_qor\_report\_suffix**

Specifies the suffix for QOR reports generated during the automated compile process; the default is `qor`. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `qor`.

### **acs\_script\_mode**

Specifies the `dc_shell` mode used by Automated Chip Synthesis for the compile process when running one of the `pass` commands (`acs_compile_design`, `acs_refine_design`, or `acs_recompile_design`). For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `dcctl`.

**acs\_timing\_report\_suffix**

Specifies the suffix for timing reports generated during the automated compile process. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `tim`.

**acs\_tr\_exec**

Specifies the location of the transcript executable. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `$$SYNOPSIS/$arch/syn/bin/dc-transcript`.

**acs\_use\_autopartition**

Sets autopartitioning as the default partitioning strategy for the chip-level compile commands. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `false`.

**acs\_use\_dc\_gate\_level\_budgeting**

Specifies that ACS should use `dc_shell` budgeting to perform gate-level budgeting. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `true`.

**acs\_use\_default\_delays**

Sets top-down environment propagation as the constraint generation method for GTECH designs (the `acs_compile_design` command). When this variable is `false` (the default), the `acs_compile_design` command uses RTL budgeting to generate constraints for the compile partitions.

Default value for this variable is `false`.

**acs\_use\_lsf**

Specifies how the `dc_shell` command is run within the makefile. For use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `false`.

### **acs\_user\_budgeting\_script**

Specifies the file name for the user-defined budgeting script. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

Default value for this variable is budget.scr.

### **acs\_user\_compile\_strategy\_script\_suffix**

Specifies the suffix for user-defined partition compile strategies. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

Default value for this variable is compile.

### **acs\_verilog\_extensions**

Specifies the file endings of files analyzed as Verilog source code by the acs\_read\_hdl command.

Default value for this variable is ".v".

### **acs\_vhdl\_extensions**

Specifies the file endings of files analyzed as VHDL source code by the acs\_read\_hdl command.

Default value for this variable is ".vhdl".

### **acs\_work\_dir**

Specifies the root of the Automated Chip Synthesis project directory. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

Default value for this variable is the current working directory.

### **auto\_link\_disable**

Specifies whether the code to perform an auto\_link during any Design Compiler command should be disabled.

Default value for this variable is false.

### **auto\_link\_options**

Specifies the link command options to be used when link is invoked automatically by various Design Compiler and DFT Compiler commands (for example, create\_schematic and compile).

Default value for this variable is -all.

### **auto\_wire\_load\_selection**

Turns the automatic selection of the wire load model on or off.

Default value for this variable is true.

### **bc\_add\_io\_trace**

Inserts additional code to write out I/O debugging information during the RTL simulation run.

Default value for this variable is false.

### **bc\_allow\_shared\_memories**

Enables sharing of memories between processes when using Behavioral Compiler.

Default value for this variable is false.

### **bc\_chain\_read\_into\_mem**

Enables Behavioral Compiler to chain input reads directly into a memory even if the inputs to the memory have been specified as non-chainable.

Default value for this variable is true.

### **bc\_chain\_read\_into\_oper**

Enables Behavioral Compiler to chain input reads directly into a operation even if the inputs to the operation have been specified as non-chainable.

Default value for this variable is true.

### **bc\_constrain\_signal\_memories**

Determines whether shared memory accesses are scheduled as signals or variables.

Default value for this variable is false.

**bc\_detect\_array\_accesses**

Determines whether precedences (dependency-related constraints) between nonconflicting pairs of array accesses to the same register file are automatically ignored.

Default value for this variable is true.

**bc\_detect\_memory\_accesses**

Determines whether precedences (dependency related constraints) between nonconflicting pairs of memory accesses are automatically ignored.

Default value for this variable is true.

**bc\_enable\_analysis\_info**

Enables the generation of BCView analysis information.

Default value for this variable is false.

**bc\_enable\_chaining**

Enables chaining of synthetic library operations.

Default value for this variable is true.

**bc\_enable\_multi\_cycle**

Enables inference of multicycle synthetic library operations.

Default value for this variable is true.

**bc\_enable\_speculative\_execution**

Controls whether speculative execution is enabled.

Default value for this variable is false.

**bc\_estimate\_mux\_input**

Specifies the number of mux inputs for bc\_time\_design to use when estimating the combinational delay through muxes introduced by resource sharing.

Default value for this variable is 4.

**bc\_estimate\_timing\_effort**

Specifies the level of timing estimation effort to be used in addition to the operator timing performed by `bc_time_design`.

Default value for this variable is `high`.

**bc\_fsm\_coding\_style**

Controls the state assignment for the controller generated by Behavioral Compiler.

Default value for this variable is `one_hot`.

**bc\_group\_eql\_logic**

Controls whether Behavioral Compiler groups all logic gates for the equal/non-equal operation.

Default value for this variable is `true`.

**bc\_group\_index\_logic**

Controls whether Behavioral Compiler groups all logic gates for the array indexing operation.

Default value for this variable is `true`.

**bc\_report\_filter**

Contains a string to be used to filter the operators and variables for `report_schedule -op` and `report_schedule -var`.

Default value for this variable is `""`.

**bc\_time\_all\_sequential\_op\_bindings**

Controls the delay calculation for operations mapped onto `DW03_mult_n_stage`.

Default value for this variable is `false`.

**bc\_use\_registerfiles**

Selects the array style.

Default value for this variable is `false`.

### **bsd\_max\_in\_switching\_limit**

Specifies the maximum number of design inputs that may switch simultaneously while generating input DC parametric tests using the `create_bsd_patterns` command.

Default value for this variable is 60000.

### **bsd\_max\_out\_switching\_limit**

Specifies the maximum number of design outputs that may switch simultaneously while generating output DC parametric tests using the `create_bsd_patterns` command.

Default value for this variable is 60000.

### **bus\_dimension\_separator\_style**

Specifies the style to use in naming an individual port member, net member, or cell instance member of a multi-dimensional EDIF array or of a multi-dimensional Verilog or VHDL vector.

Default value for this variable is "][".

### **bus\_extraction\_style**

Specifies the style used to extract the base name of net arrays, port arrays, and cell instance arrays in EDIF files.

Default value for this variable is `%s[%d:%d]`.

### **bus\_inference\_descending\_sort**

Specifies that the members of that port bus are to be sorted in descending order rather than in ascending order.

Default value for this variable is `true`.

### **bus\_inference\_style**

Specifies the pattern used to infer individual bits into a port bus.

Default value for this variable is "".



### **bus\_minus\_style**

Controls the naming of individual members of bit-blasted port, instance, or net buses with negative indices.

Default value for this variable is `-%d`.

### **bus\_multiple\_separator\_style**

Determines the name of a multibit cell which implements bits that do not form a range.

Default value for this variable is `.`.

### **bus\_naming\_style**

Specifies the style to use in naming an individual port member, net member, or cell instance member of an EDIF array or of a Verilog or VHDL vector.

Default value for this variable is `%s[%d]`.

### **bus\_range\_separator\_style**

Specifies the style to use in naming a net connected to the wire end of a ripper in the EDIF file.

Default value for this variable is `.`.

### **cache\_dir\_chmod\_octal**

Specifies the value of the mode bits for created cache directories.

Default value for this variable is `777`.

### **cache\_file\_chmod\_octal**

Specifies the value of the mode bits for created cache files.

Default value for this variable is `664`.

### **cache\_read**

Specifies a list of directories that contain cache files that will be read from whenever a cache entry is needed.

Default value for this variable is `{"remote/dac1", "/remote/dac1"}`.

**cache\_read\_info**

Specifies whether an informational message will be printed each time a cache element is read.

Default value for this variable is true.

**cache\_write**

Specifies the directory where optimized and unoptimized synlib parts will be written, if they are not already in the cache.

Default value for this variable is /remote/dac1.

**cache\_write\_info**

Specifies whether an informational message will be printed each time a cache element is written.

Default value for this variable is true.

**case\_analysis\_log\_file**

Specifies the name of a log file generated during propagation of constant values, from case analysis or from nets tied to logic zero or logic one.

Default value for this variable is "".

**case\_analysis\_with\_logic\_constants**

When true, enables constant propagation, even if a design contains only logic constants.

Default value for this variable is false.

**change\_names\_dont\_change\_bus\_members**

Controls how the change\_names command modifies the names of bus members.

Default value for this variable is false.

**change\_names\_update\_inst\_tree**

Determines whether the instance trees for all designs in dc\_shell are updated whenever names change.

Default value for this variable is true.

**check\_error\_list**

Specifies the error codes that the `check_error` command checks for.

Default value for this variable is EQN-16 EQN-18 EQN-20.

**collection\_result\_display\_limit**

Sets the maximum number of objects that can be displayed by any command that displays a collection.

Default value for this variable is 100.

**command\_log\_file**

Specifies the name of the file to which a log of the initial values of variables and commands executed is written. If the value is an empty string, a command log file is not created.

Default value for this variable is `/.command.log`.

**company**

Specifies the name of the company where Synopsys software is installed. The company name is displayed on the schematics.

Default value for this variable is Synopsys.

**compatibility\_version**

Sets the default behavior of the system to be the same as the Synopsys software version specified in the variable.

Default value for this variable is current release.

**compile\_assume\_fully\_decoded\_three\_state\_busses**

Specifies whether the compile and translate commands can assume that three-state busses are fully decoded.

Default value for this variable is false.

### **compile\_auto\_ungroup\_area\_num\_cells**

Defines the minimum number of cells all subdesigns in a hierarchy must have so that compile -auto\_ungroup area does not ungroup the hierarchy.

Default value for this variable is 30.

### **compile\_auto\_ungroup\_delay\_num\_cells**

Defines the minimum number of cells all subdesigns in the hierarchy must have so that the compile -auto\_ungroup delay command does not ungroup the hierarchy.

Default value for this variable is 500.

### **compile\_auto\_ungroup\_override\_wlm**

Specifies whether the compiler considers a cell instance for automatic ungrouping, if the cell's wire load model differs from that of its parent.

Default value for this variable is false.

### **compile\_automatic\_clock\_phase\_inference**

Specifies the method used to determine clock phase during sequential mapping.

Default value for this variable is strict.

### **compile\_checkpoint\_cpu\_interval**

Specifies a time, in minutes, to be used as the interval between each automatic checkpoint.

Default value for this variable is 0.0.

### **compile\_checkpoint\_filename**

Specifies the name of the file to which the database containing all hierarchy of the checkpointed design is to be written.

Default value for this variable is ./CHECKPOINT.db.

**compile\_checkpoint\_phases**

Determines whether checkpoints are generated during execution of the compile command.

Default value for this variable is false.

**compile\_checkpoint\_pre\_area\_filename**

Specifies the name of the file to which the .db file containing all hierarchy of checkpointed design is written before the Area-Recovery phase.

Default value for this variable is  
./CHECKPOINT\_PRE\_AREA.db.

**compile\_checkpoint\_pre\_delay\_filename**

Specifies the name of the file to which the database containing all hierarchy of the checkpointed design is to be written before the delay optimization phase.

Default value for this variable is  
./CHECKPOINT\_PRE\_DELAY.db.

**compile\_checkpoint\_pre\_drc1\_filename**

Specifies the name of the file to which the database containing all hierarchy of the checkpointed design is written before Design Rule Fixing Phase 1.

Default value for this variable is  
./CHECKPOINT\_PRE\_DRC1.db.

**compile\_checkpoint\_pre\_drc2\_filename**

Specifies the name of the file to which the database containing all hierarchy of the checkpointed design is written before Design Rule Fixing Phase 2.

Default value for this variable is  
./CHECKPOINT\_PRE\_DRC2.db.

### **compile\_cpu\_limit**

Specifies a time, in minutes, to be used as the limit for the amount of time to be spent in the phases after structuring and mapping. Optimization cancels when the limit is reached.

Default value for this variable is 0.0.

### **compile\_create\_mux\_op\_hierarchy**

Controls whether MUX\_OP implementations have their own level of hierarchy.

Default value for this variable is true.

### **compile\_create\_wire\_load\_table**

Controls the type of wire load model generated by the create\_wire\_load command.

Default value for this variable is false.

### **compile\_delete\_unloaded\_sequential\_cells**

Controls whether the compile command deletes unloaded sequential cells.

Default value for this variable is true.

### **compile\_disable\_hierarchical\_inverter\_opt**

Controls whether inverters can be moved across hierarchical boundaries during boundary optimization.

Default value for this variable is false.

### **compile\_dont\_touch\_annotated\_cell\_during\_inplace\_opt**

Controls whether cells that have annotated delays can be optimized.

Default value for this variable is false.

### **compile\_dont\_use\_dedicated\_scanout**

Controls whether test-ready compile (compile -scan ), and subsequent compiles, use a scan cell's dedicated scan-out pin for functional connections.

Default value for this variable is 1.

### **compile\_dw\_simple\_mode**

This variable is for use only with the set\_simple\_compile\_mode command. Controls whether DesignWare parts are compiled in simple compile mode.

Default value for this variable is false.

### **compile\_fast\_optimization**

Controls whether fast algorithms are used in lieu of the default algorithms, for delay and area optimization.

Default value for this variable is true in low and medium effort, false in high effort.

### **compile\_fix\_cell\_degradation**

Controls whether the algorithms for fixing cell degradation violation are activated.

Default value for this variable is false.

### **compile\_hold\_reduce\_cell\_count**

Controls whether the logic used to fix hold time violations is selected based on minimum cell count or minimum area.

Default value for this variable is false.

### **compile\_implementation\_selection**

Controls whether the compile command reevaluates the current implementation of a synthetic module during optimization.

Default value for this variable is true.

**compile\_instance\_name\_prefix**

Specifies the prefix used in generating cell instance names when compile is executed.

Default value for this variable is U.

**compile\_instance\_name\_suffix**

Specifies the suffix used for generating cell instance names when compile is executed.

Default value for this variable is "".

**compile\_log\_format**

Controls the format of the columns to be displayed during the mapping phases of compile and reoptimize\_design.

Default value for this variable is "%elap\_time %area %wns %tns %drc %endpoint".

**compile\_mux\_no\_boundary\_optimization**

Controls whether the compile command performs boundary optimization on MUX\_OP implementations.

Default value for this variable is false.

**compile\_negative\_logic\_methodology**

Specifies the logic value connected to floating inputs by the compile and translate commands.

Default value for this variable is false.

**compile\_new\_Boolean\_structure**

Controls which Boolean structure optimization algorithm is used.

Default value for this variable is false.

**compile\_new\_optimization**

Controls which optimization algorithms Design Compiler uses.

Default value for this variable is false.



**compile\_no\_new\_cells\_at\_top\_level**

Controls whether the compile command adds new cells to the top-level design.

Default value for this variable is false.

**compile\_power\_opto\_only**

Enables or disables power optimization in the presence of timing violations during incremental compile.

Default value for this variable is false.

**compile\_preserve\_subdesign\_interfaces**

Controls whether the compile command preserves the subdesign interface.

Default value for this variable is false.

**compile\_retime\_license\_behavior**

Controls how the compile command behaves when the `optimize_registers` or `balance_registers` attributes are set on a design or parts of a design and the required license(s) (BOA-BRT or DC-Expert) are not available immediately.

Default value for this variable is wait.

**compile\_seqmap\_enable\_output\_inversion**

Controls whether the compile command allows sequential elements to have their output phase inverted.

Default value for this variable is asynchronous set and asynchronous reset sequential cells..

**compile\_sequential\_area\_recovery**

Controls whether the compile command tries to reduce area by remapping sequential elements.

Default value for this variable is false.

**compile\_simple\_mode\_block\_effort**

Specifies the map effort value for compiling the lower level blocks in simple compile mode.

Default value for this variable is none.

**compile\_top\_acs\_partition**

Controls whether the compile -top command only fixes all violations that cross top-level partitions.

Default value for this variable is false.

**compile\_top\_all\_paths**

Controls whether the compile -top command fixes all violations in the design, or only those that cross top-level hierarchical boundaries.

Default value for this variable is false.

**compile\_update\_annotated\_delays\_during\_inplace\_opt**

Controls whether compile -in\_place can update annotated delay values in the neighborhood of swapped cells. It has no effect for reoptimize\_design and physopt, which always update annotated delay values.

Default value for this variable is true.

**compile\_use\_fast\_delay\_mode**

Selects the algorithm used for delay calculations when using the CMOS2 or nonlinear delay models.

Default value for this variable is true.

**compile\_use\_low\_timing\_effort**

Controls the tradeoff between runtime and accuracy for delay calculations when using technology libraries in which the input transition time affects the output transition time.

Default value for this variable is false.

**context\_check\_status**

Reports whether the context\_check mode is enabled (read-only).

Default value for this variable is false.

**cps\_default\_sp**

Specifies the default static probability value to be used by Power Compiler for modeling switching activity.

Default value for this variable is 0.5.

**cps\_default\_tr**

Specifies the default toggle rate value to be used by Power Compiler for modeling switching activity.

Default value for this variable is 0.5.

**create\_clock\_no\_input\_delay**

Affects delay propagation characteristics of clock sources created using create\_clock.

Default value for this variable is false.

**current\_design**

Specifies the design being worked on. This variable is used by most of the Synopsys commands.

Default value for this variable is "".

**dc\_shell\_mode**

Reports the mode of the current dc\_shell session.

Default value for this variable is default or tcl.

**default\_input\_delay**

Specifies the global default input delay value to be used for environment propagation.

Default value for this variable is 30.0.

**default\_name\_rules**

Contains the name of a name\_rule to be used as a default by change\_names if a name\_rule is not specified using the -rules name\_rules option.

Default value for this variable is "".

**default\_output\_delay**

Specifies the global default output delay value to be used for environment propagation.

Default value for this variable is 30.0.

**default\_port\_connection\_class**

Contains the value of the connection class to be assigned to ports that do not have a connection class assigned to them.

Default value for this variable is universal.

**default\_schematic\_options**

Specifies options to use when schematics are generated.

Default value for this variable is -size infinite.

**design\_library\_file**

Specifies the name of a file that contains design library mappings.

Default value for this variable is ".synopsys\_vss.setup".

**designer**

Specifies the name of the current user.

Default value for this variable is "".

**disable\_auto\_time\_borrow**

Determines whether the report\_timing command and other commands will use automatic time borrowing.

Default value for this variable is false.

**disable\_case\_analysis**

When true, disables constant propagation from both logic constants and set\_case\_analysis command constants.

Default value for this variable is false.

**disable\_library\_transition\_degradation**

Controls whether the transition degradation table is used to determine the net transition time.

Default value for this variable is false.

**do\_operand\_isolation**

Enables or disables automatic operand isolation by the Pragma or GTECH methods, for a design.

Default value for this variable is false.

**dpcm\_arc\_sense\_mapping**

Controls whether Design Compiler maps half unate arcs to preset and clear arcs for sequential cells.

Default value for this variable is true.

**dpcm\_debuglevel**

Determines the level of debugging for Design Compiler.

Default value for this variable is 0.

**dpcm\_functionscope**

Controls how DPCM determines the FunctionalMode value when doing timing calculations.

Default value for this variable is global.

**dpcm\_level**

Controls the mode used by DPCM for timing calculations.

Default value for this variable is performance.

**dpcm\_libraries**

Specifies the libraries of the link\_path that use DPCM delay calculation.

Default value for this variable is "".

**dpcm\_rulepath**

Specifies a list of paths, similar to a search path, for locating the DPCM main rule.

Default value for this variable is "".

**dpcm\_rulespath**

Locates the DPCM subrules when provided a list of paths, the list being similar to a search path.

Default value for this variable is {}.

**dpcm\_slewlimit**

Determines Design Compiler behavior when input pin slew exceeds library limits.

Default value for this variable is true.

**dpcm\_tablepath**

Specifies a list of paths, similar to a search path, for locating the DPCM tables.

Default value for this variable is "".

**dpcm\_temperaturescope**

Controls whether DPCM requests Temperature for each delay calculation.

Default value for this variable is global.

**dpcm\_version**

Specifies the version of the API used by the DPCM delay calculation.

Default value for this variable is IEEE-P1481.

**dpcm\_voltagescope**

Controls whether DPCM requests RailVoltage values for every delay calculation.

Default value for this variable is global.

**dpcm\_wireloadscope**

Controls whether DPCM requests WireLoadModel values for every delay calculation.

Default value for this variable is global.

**duplicate\_ports**

Specifies whether ports are to be drawn on every sheet for which an input or output signal appears.

Default value for this variable is false.

**dw\_prefer\_mc\_inside**

Enables Synopsys Module Compiler to generate arithmetic DesignWare parts.

Default value for this variable is false.

**echo\_include\_commands**

Controls whether the contents of a script file is printed as it executes.

Default value for this variable is true.

**edifin\_autoconnect\_offpageconnectors**

Controls whether the EDIF reader can input a file containing an off-page connector and a port with the same name.

Default value for this variable is false.

**edifin\_autoconnect\_ports**

Controls whether the EDIF reader connects a port to a net with the same name (if there is one), even if there is no explicit connection statement.

Default value for this variable is false.

**edifin\_dc\_script\_flag**

Controls whether the EDIF reader ignores comments in the input file, or parses them to look for Design Compiler commands.

Default value for this variable is "".

**edifin\_delete\_empty\_cells**

Controls whether the EDIF reader deletes empty cells when reading in files.

Default value for this variable is true.

**edifin\_delete\_ripper\_cells**

Controls whether the EDIF reader deletes designs of cellType RIPPER when reading in EDIF files.

Default value for this variable is true.

**edifin\_ground\_net\_name**

Specifies EDIF ground nets.

Default value for this variable is "".

**edifin\_ground\_net\_property\_name**

Specifies EDIF ground nets.

Default value for this variable is "".

**edifin\_ground\_net\_property\_value**

Specifies EDIF ground nets.

Default value for this variable is "".

**edifin\_ground\_port\_name**

Specifies EDIF ground ports.

Default value for this variable is "".

**edifin\_instance\_property\_name**

Specifies the EDIF property used to determine the value of the cell\_property attribute on a cell.

Default value for this variable is "".



**edifin\_lib\_in\_osc\_symbol**

Specifies the name of the input off-sheet connector symbol in the EDIF symbol library.

Default value for this variable is "".

**edifin\_lib\_in\_port\_symbol**

Specifies the name of the input port symbol in the EDIF symbol library.

Default value for this variable is "".

**edifin\_lib\_inout\_osc\_symbol**

Specifies the name of the input/output off-sheet connector symbol in the EDIF symbol library.

Default value for this variable is "".

**edifin\_lib\_inout\_port\_symbol**

Specifies the name of the input/output port symbol in the EDIF symbol library.

Default value for this variable is "".

**edifin\_lib\_logic\_0\_symbol**

Specifies the name of the ground symbol in the EDIF symbol library.

Default value for this variable is "".

**edifin\_lib\_logic\_1\_symbol**

Specifies the name of the power symbol in the EDIF symbol library.

Default value for this variable is "".

**edifin\_lib\_mentor\_netcon\_symbol**

Specifies the name of the Mentor \$netcon symbol in the EDIF symbol library.

Default value for this variable is "".

### **edifin\_lib\_out\_osc\_symbol**

Specifies the name of the output off-sheet connector symbol in the EDIF symbol library.

Default value for this variable is "".

### **edifin\_lib\_out\_port\_symbol**

Specifies the name of the output port symbol in the EDIF symbol library.

Default value for this variable is "".

### **edifin\_lib\_ripper\_bits\_property**

Specifies the `ripped_bits_property` attribute of the ripper symbol (which is specified by the `edifin_lib_ripper_cell_name` variable).

Default value for this variable is "".

### **edifin\_lib\_ripper\_bus\_end**

Specifies the `ripped_pin` attribute of the ripper symbol (which is specified by the `edifin_lib_ripper_cell_name` variable).

Default value for this variable is "".

### **edifin\_lib\_ripper\_cell\_name**

Specifies the name of the ripper symbol in the EDIF symbol library.

Default value for this variable is "".

### **edifin\_lib\_ripper\_view\_name**

Specifies the view of the ripper cell (as specified by the `edifin_lib_ripper_cell_name` variable) used in the Synopsys symbol library.

Default value for this variable is "".

### **edifin\_lib\_route\_grid**

Specifies the size of the route grid of the library.

Default value for this variable is 1024.

**edifin\_lib\_templates**

Specifies the sheet sizes available in a library.

Default value for this variable is {}.

**edifin\_portinstance\_disabled\_property\_name**

Specifies the EDIF property used to determine the value of the disabled attribute on a pin.

Default value for this variable is "".

**edifin\_portinstance\_disabled\_property\_value**

Controls whether the disabled attribute should be placed on the pin of the cell by specifying the required value of the corresponding EDIF property.

Default value for this variable is "".

**edifin\_portinstance\_property\_name**

Specifies the EDIF property used to determine the value of the pin\_properties attribute on a pin.

Default value for this variable is "".

**edifin\_power\_net\_name**

Specifies EDIF power nets.

Default value for this variable is "".

**edifin\_power\_net\_property\_name**

Specifies EDIF power nets.

Default value for this variable is "".

**edifin\_power\_net\_property\_value**

Specifies EDIF power nets.

Default value for this variable is "".

**edifin\_power\_port\_name**

Specifies EDIF power ports.

Default value for this variable is "".

### **edifin\_use\_identifier\_in\_rename**

Controls whether objects are named using the identifier value or the name value.

Default value for this variable is false.

### **edifin\_view\_identifier\_property\_name**

Allows multiple views (representations) of a cell to be created in the Synopsys database.

Default value for this variable is "".

### **edifout\_dc\_script\_flag**

Controls whether the EDIF writer embeds comments containing Design Compiler commands into the EDIF file.

Default value for this variable is "".

### **edifout\_design\_name**

Controls the identifier in the design construct written at the end of EDIF files.

Default value for this variable is Synopsys\_edif.

### **edifout\_designs\_library\_name**

Specifies the name that is given to the EDIF library construct that contains the cell constructs for the designs being written.

Default value for this variable is DESIGNS.

### **edifout\_display\_instance\_names**

Controls whether cell names are displayed in the schematic.

Default value for this variable is false.

### **edifout\_display\_net\_names**

Controls whether net names are displayed in the schematic.

Default value for this variable is false.

**edifout\_external**

Controls whether the EDIF output contains complete symbol definitions or only interface descriptions.

Default value for this variable is true.

**edifout\_external\_graphic\_view\_name**

Specifies the name of an EDIF view used in a library contained in an external construct in a schematic EDIF file.

Default value for this variable is  
Graphic\_representation.

**edifout\_external\_netlist\_view\_name**

Specifies the name of an EDIF view used in a library contained in an external construct in a netlist EDIF file.

Default value for this variable is  
Netlist\_representation.

**edifout\_external\_schematic\_view\_name**

Specifies the name of an EDIF view used in a library contained in an external construct in a schematic EDIF file.

Default value for this variable is  
Schematic\_representation.

**edifout\_ground\_name**

Specifies the name used by the EDIF writer for the Synopsys built-in ground cell.

Default value for this variable is logic\_0.

**edifout\_ground\_net\_name**

Specifies the name of the ground net.

Default value for this variable is "".

**edifout\_ground\_net\_property\_name**

Specifies the name of the property used to identify ground nets.

Default value for this variable is "".

**edifout\_ground\_net\_property\_value**

Specifies the value of the property used to identify ground nets.

Default value for this variable is "".

**edifout\_ground\_pin\_name**

Specifies the name of the ground cell pin.

Default value for this variable is logic\_0\_pin.

**edifout\_ground\_port\_name**

Specifies the name of the ground port.

Default value for this variable is GND.

**edifout\_instance\_property\_name**

Specifies the name of the EDIF property used to represent the value of the cell\_property attribute on an EDIF instance.

Default value for this variable is "".

**edifout\_instantiate\_ports**

Controls whether symbol constructs for ports and off-sheet connectors are included in a library (or external) construct in an EDIF schematic.

Default value for this variable is false.

**edifout\_library\_graphic\_view\_name**

Specifies the name of an EDIF view used in a library contained in a library construct (not an external construct) in a schematic EDIF file.

Default value for this variable is Graphic\_representation.

### **edifout\_library\_netlist\_view\_name**

Specifies the name of an EDIF view used in a library contained in a library construct (not an external construct) in a netlist EDIF file.

Default value for this variable is  
Netlist\_representation.

### **edifout\_library\_schematic\_view\_name**

Specifies the name of an EDIF view used in a library contained in a library construct (not an external construct) in a schematic EDIF file.

Default value for this variable is  
Schematic\_representation.

### **edifout\_merge\_libraries**

Controls whether the EDIF writer writes all cells for an EDIF file in the same library.

Default value for this variable is false.

### **edifout\_multidimension\_arrays**

Controls whether the EDIF writer can represent a bus as a multi-dimensional array.

Default value for this variable is false.

### **edifout\_name\_oscs\_different\_from\_ports**

Controls whether each off-sheet connector that is connected to a port is given a different name from the port in the descriptions of designs written in EDIF format.

Default value for this variable is false.

### **edifout\_name\_rippers\_same\_as\_wires**

Controls whether bus ripper cell instances are named based on the order they are created during schematic generation or based on the names of the extracted wires.

Default value for this variable is false.

**edifout\_netlist\_only**

Controls whether the EDIF writer generates both a netlist and a schematic, or a netlist only.

Default value for this variable is false.

**edifout\_no\_array**

Controls whether the EDIF writer uses array constructs.

Default value for this variable is false.

**edifout\_numerical\_array\_members**

Controls the method used to generate the array index values.

Default value for this variable is false.

**edifout\_pin\_direction\_in\_value**

Includes an EDIF property with the same name as `edifout_pin_direction_property_name`, and value the same as this variable string, on input pins.

Default value for this variable is "".

**edifout\_pin\_direction\_inout\_value**

Includes an EDIF property with the same name as `edifout_pin_direction_property_name`, and value the same as this variable, on input/output pins.

Default value for this variable is "".

**edifout\_pin\_direction\_out\_value**

Includes an EDIF property with the same name as `edifout_pin_direction_property_name`, and value the same as this variable, on output pins.

Default value for this variable is "".

**edifout\_pin\_direction\_property\_name**

Specifies the name of the EDIF pin direction property.

Default value for this variable is "".



### **edifout\_pin\_name\_property\_name**

Includes on pins an EDIF property with the same name as this variable string, and value the same as the pin name.

Default value for this variable is "".

### **edifout\_portinstance\_disabled\_property\_name**

Creates in the portInstance construct a property with the same name as this variable string and a value that is the same as that of

edifout\_portinstance\_disabled\_property\_value, if the pin of a cell instance has the disabled attribute on it.

Default value for this variable is "".

### **edifout\_portinstance\_disabled\_property\_value**

Creates in the portInstance construct a property with the same name as

edifout\_portinstance\_disabled\_property\_name and the same value as this variable string, if the pin of a cell instance has the disabled attribute on it.

Default value for this variable is "".

### **edifout\_portinstance\_property\_name**

Creates in the portInstance construct a property with the same name as this variable string and the same value as the pin\_properties attribute, if the pin\_properties attribute is on the pin of a cell instance.

Default value for this variable is "".

### **edifout\_power\_and\_ground\_representation**

Determines power and ground representations in EDIF files.

Default value for this variable is cell.

### **edifout\_power\_name**

Specifies the name used by the EDIF writer for the Synopsys built-in power cell.

Default value for this variable is logic\_1.

**edifout\_power\_net\_name**

Specifies the name of the power net.

Default value for this variable is "".

**edifout\_power\_net\_property\_name**

Specifies the name of the property used to identify power nets.

Default value for this variable is "".

**edifout\_power\_net\_property\_value**

Specifies the value of the property used to identify power nets.

Default value for this variable is "".

**edifout\_power\_pin\_name**

Specifies the name of the power cell pin.

Default value for this variable is logic\_1\_pin.

**edifout\_power\_port\_name**

Specifies the name given to the power port.

Default value for this variable is VDD.

**edifout\_skip\_port\_implementations**

Controls whether the EDIF writer writes portImplementation constructs for ports in the contents constructs of EDIF schematics.

Default value for this variable is false.

**edifout\_target\_system**

Specifies the target system for the generated EDIF files.

Default value for this variable is "".

**edifout\_top\_level\_symbol**

Controls whether the EDIF writer writes the top-level symbol in EDIF schematic files.

Default value for this variable is true.

### **edifout\_translate\_origin**

Specifies the origin for the EDIF schematics.

Default value for this variable is "".

### **edifout\_unused\_property\_value**

Specifies the property value to be output for unused pins.

Default value for this variable is "".

### **edifout\_write\_attributes**

Controls whether the EDIF writer embeds comments containing Design Compiler attribute definitions into the EDIF file.

Default value for this variable is false.

### **edifout\_write\_constraints**

Controls whether the EDIF writer embeds comments containing Design Compiler constraint commands into the EDIF file.

Default value for this variable is false.

### **edifout\_write\_properties\_list**

Specifies a list of library, cell, or port properties to write into the EDIF description.

Default value for this variable is {}.

### **enable\_instances\_in\_report\_net**

Enables report\_net to report on instances in the current design.

Default value for this variable is false.

When true, long reports are displayed one page at a time (similar to the UNIX more command).

Commands affected by this variable include list, help, and the report commands.

Default value for this variable is true.

### **enable\_recovery\_removal\_arcs**

Controls whether Design Compiler accepts recovery and removal arcs that are specified in the technology library.

Default value for this variable is false.

### **enable\_slew\_degradation**

Determines whether the transition degradation is taken into account for nets with physical information.

Default value for this variable is true.

### **equationout\_and\_sign**

Specifies the and sign to use when writing a design in equation format.

Default value for this variable is \*.

### **equationout\_or\_sign**

Specifies the or sign to use when writing a design in equation format.

Default value for this variable is +.

### **equationout\_postfix\_negation**

Controls whether a single quote ( ` ) or an exclamation mark ( ! ) is used as the negation operator.

Default value for this variable is true.

### **exit\_delete\_filename\_log\_file**

Controls whether the file specified by the variable filename\_log\_file is deleted after design\_analyzer or dc\_shell exits normally.

Default value for this variable is true.

### **filename\_log\_file**

Specifies the name of the filename log file to be used in case a fatal error occurs during execution of design\_analyzer or dc\_shell.

Default value for this variable is filenames.log.

**find\_converts\_name\_lists**

Controls whether the find command converts the name\_list string to a list of strings before searching for design objects.

Default value for this variable is false.

**fsm\_auto\_inferring**

Determines whether or not to automatically extract finite state machine during the compile.

Default value for this variable is false.

**fsm\_enable\_state\_minimization**

Determines whether or not the state minimization is performed for all finite state machines (FSMs) in the design.

Default value for this variable is false.

**fsm\_export\_formality\_state\_info**

Determines whether or not state machine encoding information is exported into the files that will be used by Formality.

Default value for this variable is false.

**gen\_bussing\_exact\_implicit**

Controls whether schematics generated using the create\_schematic -implicit command should contain implicit bus names instead of bus rippers.

Default value for this variable is false.

**gen\_cell\_pin\_name\_separator**

Specifies the character used to separate cell names and pin names in the bus names generated by the create\_schematic command.

Default value for this variable is /.

**gen\_create\_netlist\_busses**

Controls whether create\_schematic creates netlist buses whenever it creates buses on the schematic.

Default value for this variable is true.

**gen\_dont\_show\_single\_bit\_busses**

Controls whether single-bit buses are generated in the schematic.

Default value for this variable is false.

**gen\_match\_ripper\_wire\_widths**

Controls whether the create\_schematic command generates rippers whose width always equals the width of the ripped net.

Default value for this variable is false.

**gen\_max\_compound\_name\_length**

Controls the maximum length of compound names of bus bundles (for the create\_schematic -sge command).

Default value for this variable is 256.

**gen\_max\_ports\_on\_symbol\_side**

Specifies the maximum allowed size of a symbol created by create\_schematic.

Default value for this variable is 0.

**gen\_open\_name\_postfix**

Specifies the postfix to be used by create\_schematic -sge when creating placeholder net names for unconnected pins.

Default value for this variable is "".

**gen\_open\_name\_prefix**

Specifies the prefix to be used by create\_schematic -sge when creating placeholder net names for unconnected pins.

Default value for this variable is Open.

### **gen\_show\_created\_busses**

Controls whether a message is printed out every time a schematic bus is created from cell pins for which no equivalent net bus exists in the netlist.

Default value for this variable is false.

### **gen\_show\_created\_symbols**

Controls whether create\_schematic prints a warning message every time it generates a new symbol for a cell because an appropriate symbol could not be found in the symbol libraries.

Default value for this variable is false.

### **gen\_single\_osc\_per\_name**

Controls whether more than one off-sheet connector with any particular name is drawn on any schematic sheet.

Default value for this variable is false.

### **generic\_symbol\_library**

Specifies the generic symbol library used for schematics.

Default value for this variable is generic.sdb.

### **hdl\_keep\_licenses**

Controls whether HDL licenses that are checked out remain checked out throughout the dc\_shell session or are released after use.

Default value for this variable is true.

### **hdl\_naming\_threshold**

Determines the maximum character length that a parameter can have in order to be included in the design name.

Default value for this variable is 20.

**hdl\_preferred\_license**

Selects an hdl license to check out, if none is currently checked out.

Default value for this variable is "".

**hdlin\_allow\_mixed\_blocking\_and\_nonblocking**

Controls whether blocking and nonblocking assignments to the same variable are considered an error. Effective only for Presto HDL Compiler and Verilog.

Default value for this variable is true.

**hdlin\_array\_instance\_naming\_style**

Sets the naming style for Verilog arrays of instances.

Default value for this variable is %s[%d].

**hdlin\_auto\_full\_case**

Controls whether HDL Compiler attempts to detect full-case statements.

Default value for this variable is true.

**hdlin\_auto\_netlist\_reader**

Controls whether the read -f verilog command attempts to automatically determine the type of input file and select the most efficient reader.

Default value for this variable is true.

**hdlin\_auto\_parallel\_case\_early**

Controls whether HDL Compiler tries to auto-detect easy to find parallel cases earlier in the elaborate phase.

Default value for this variable is true.

**hdlin\_auto\_save\_templates**

Controls whether HDL designs containing parameters are read in as templates.

Default value for this variable is false.



### **hdlin\_black\_box\_pin\_hdlc\_style**

Controls whether to follow HDL Compiler pin naming style when performing black box module instantiation.

Default value for this variable is true.

### **hdlin\_build\_selectop\_for\_var\_index**

Controls whether the Presto HDL Compiler implements variable indexing expressions using a MUX\_OP or SELECT\_OPs with additional decode logic.

Default value for this variable is false.

### **hdlin\_call\_stack\_depth**

Limits the depth of nested or recursive function calls.

Default value for this variable is 1000.

### **hdlin\_check\_no\_latch**

Controls whether a warning message is issued if a latch is inferred from a design.

Default value for this variable is false.

### **hdlin\_check\_user\_full\_case**

Causes a warning to be issued if the full\_case pragma is placed on a case statement that is not full.

Default value for this variable is true.

### **hdlin\_check\_user\_parallel\_case**

Causes a warning to be issued if the parallel\_case pragma is placed on a case statement that is not parallel.

Default value for this variable is true.

### **hdlin\_compare\_const\_with\_gates**

Specifies whether comparisons with constants are implemented with gates or synthetic operators. Effective only for Presto HDL Compiler.

Default value for this variable is true.

### **hdlin\_compare\_eq\_with\_gates**

Specifies whether equality comparisons are implemented with gates or synthetic operators. Effective only for Presto HDL Compiler.

Default value for this variable is true.

### **hdlin\_decoder\_max\_input\_width**

Controls the circumstances in which the Presto HDL Compiler attempts to use a decoder to implement a series of comparisons involving an expression and a number of constants.

Default value for this variable is 31.

### **hdlin\_decoder\_min\_input\_width**

Controls the circumstances in which the Presto HDL Compiler attempts to use a decoder to implement a series of comparisons involving an expression and a number of constants.

Default value for this variable is 5.

### **hdlin\_decoder\_min\_use\_percentage**

Controls the circumstances in which the Presto HDL compiler attempts to use a decoder to implement a series of comparisons involving an expression and a number of constants.

Default value for this variable is 90.

### **hdlin\_dont\_check\_param\_width**

Controls whether HDL Compiler checks that a Verilog parameter is large enough to contain the value assigned to it.

Default value for this variable is false.

### **hdlin\_dont\_infer\_mux\_for\_resource\_sharing**

Controls whether HDL Compiler infers a MUX\_OP for a signal/variable assigned in a case statement.

Default value for this variable is true.

### **hdlin\_dyn\_array\_bnd\_check**

Controls whether logic is added to check the validity of array indices.

Default value for this variable is false.

### **hdlin\_enable\_analysis\_info**

Controls whether RTL Analyzer creates analysis information for designs processed by subsequent dc\_shell commands.

Default value for this variable is false.

### **hdlin\_enable\_presto**

Controls whether the two commands read and analyze use the Presto HDL Compiler for Verilog input files.

Default value for this variable is true.

### **hdlin\_enable\_rtdrc\_info**

Controls whether RTL TestDRC creates file name and line number information for HDL constructs and instances for designs processed by subsequent dc\_shell commands.

Default value for this variable is false.

### **hdlin\_enable\_vpp**

Enables Verilog Preprocessing (VPP).

Default value for this variable is false.

### **hdlin\_escape\_special\_names**

Causes a backslash '\' character to be prepended to Verilog names that contain special characters.

Default value for this variable is false.

### **hdlin\_ff\_always\_async\_set\_reset**

Controls whether HDL Compiler checks and reports asynchronous set and reset conditions of flip-flops.

Default value for this variable is true.

**hdlin\_ff\_always\_sync\_set\_reset**

Controls whether every constant 0 loaded on a flip-flop under the clock event is used for synchronous reset, and every constant 1 loaded on a flip-flop under the clock event is used for synchronous set.

Default value for this variable is false.

**hdlin\_generate\_naming\_style**

Specifies the naming style for generated design instances.

Default value for this variable is "%s\_%d".

**hdlin\_generate\_separator\_style**

Specifies the separator string for instances generated in multiple-nested loops.

Default value for this variable is "\_\_".

**hdlin\_group\_selectors**

Enables grouping of single-bit selectors into multi-bit selectors.

Default value for this variable is true.

**hdlin\_hide\_resource\_line\_numbers**

Controls whether (V)HDL Compiler appends the HDL source line number to the inferred cell's name when inferring a synthetic library or DesignWare part.

Default value for this variable is false.

**hdlin\_infer\_block\_local\_latches**

Controls whether latches are allowed to be inferred for function- and task-scope variables.

Default value for this variable is true.

### **hdlin\_infer\_comparators**

Controls whether the Presto HDL compiler will attempt to infer 6-output comparators. A 6-output comparator may save area when there are several different types of comparisons between the same two expressions in the design.

Default value for this variable is true.

### **hdlin\_infer\_decoders**

Controls whether the Presto HDL compiler attempts to infer synthetic decoders. When an expression is compared against a series of different constants, that set of comparisons can optionally be implemented using a decoder.

Default value for this variable is false.

### **hdlin\_infer\_enumerated\_types**

Controls whether the Presto HDL Compiler tries to infer variables that have enumerated types.

Default value for this variable is false.

### **hdlin\_infer\_fsm**

Controls whether the compiler automatically detects finite state machines (FSMs) in the HDL code in the Presto HDL Compiler flow.

Default value for this variable is true.

### **hdlin\_infer\_function\_local\_latches**

Controls whether the Presto HDL Compiler infers latches inside functions and tasks.

Default value for this variable is false.

### **hdlin\_infer\_multibit**

Specifies inference of multibit components for an entire design.

Default value for this variable is default\_none.

### **hdlin\_infer\_mux**

Determines whether and how HDL Compiler infers a MUX\_OP.

Default value for this variable is default.

### **hdlin\_keep\_feedback**

Removes (when false) all flip-flop feedback loops.

Default value for this variable is false.

### **hdlin\_keep\_inv\_feedback**

When true, retains all inverted flip-flop feedback loops.

Default value for this variable is true.

### **hdlin\_latch\_always\_async\_set\_reset**

Uses, for asynchronous reset, every constant 0 loaded on a latch, and uses, for asynchronous set, every constant 1 loaded on a latch, for a design subsequently analyzed.

Default value for this variable is false.

### **hdlin\_link\_design**

Controls whether the Presto HDL Compiler links a design as it is elaborated.

Default value for this variable is false.

### **hdlin\_loop\_invariant\_code\_motion**

Controls whether the Presto HDL Compiler attempts to move expressions calculated inside a loop to a location outside the loop, when it is safe to do so.

Default value for this variable is true.

### **hdlin\_map\_to\_entity**

Determines whether the Presto HDL Compiler will support map\_to\_entity synopsys pragmas.

Default value for this variable is true.

### **hdlin\_map\_to\_module**

Determines whether the Presto HDL Compiler will support `map_to_module` synopsys pragmas.

Default value for this variable is true.

### **hdlin\_map\_to\_operator**

Determines whether the Presto HDL Compiler will support `map_to_operator` synopsys pragmas.

Default value for this variable is true.

### **hdlin\_merge\_nested\_conditional\_statements**

Infers a `SELECT_OP` (a generic logic component inferred for conditional statements) for each if or case statement in a nested conditional construct. Effective only in original HDLC flow, not in Presto.

Default value for this variable is false.

### **hdlin\_module\_arch\_name\_splitting**

Controls whether Presto HDL Compiler recognizes a special format of Verilog module names, which allows users to specify both a module and an implementation architecture.

Default value for this variable is false.

### **hdlin\_mux\_oversize\_ratio**

Prevents inference of a sparse multiplexer, when the ratio of `MUX_OP` data inputs to unique data inputs is above the `hdlin_mux_oversize_ratio`.

Default value for this variable is 100.

### **hdlin\_mux\_size\_limit**

Limits the number of inputs of an inferred multiplexer.

Default value for this variable is 32.

**hdlin\_mux\_size\_min**

Sets the lower bound for the number of inputs required to infer a multiplexer.

Default value for this variable is 2.

**hdlin\_netlist\_transform**

Determines whether the Presto HDL Compiler performs netlist transformation steps during elaboration.

Default value for this variable is true.

**hdlin\_no\_adder\_feedthroughs**

Controls whether Presto HDL Compiler performs feed-through optimizations on adders or subtractors.

Default value for this variable is true.

**hdlin\_no\_sequential\_mapping**

Determines whether Presto HDL Compiler performs the sequential mapping step.

Default value for this variable is false.

**hdlin\_one\_hot\_one\_cold\_on**

Determines whether to use `one_hot` and `one_cold` attributes to simplify circuits.

Default value for this variable is true.

**hdlin\_optimize\_array\_references**

Enables the optimization of array references when there are constants in the index expression.

Default value for this variable is true.

**hdlin\_optimize\_case\_default**

Enables HDL Compiler to optimize the control logic for the default branch of a case statement.

Default value for this variable is true.



### **hdlin\_optimize\_enum\_types**

Controls whether the Presto HDL compiler attempts to simplify designs by using the information that certain variables have an enumerated type.

Default value for this variable is false.

### **hdlin\_optimize\_shift\_expressions**

Enables the optimizing of shift expressions when the input and output widths differ.

Default value for this variable is true.

### **hdlin\_preserve\_vpp\_files**

Controls deletion of files with pp extension created by Verilog Preprocessing.

Default value for this variable is false.

### **hdlin\_print\_modfiles**

Controls the printing of informational messages whenever modules are read from or written to disk during Presto HDL Compiler activities.

Default value for this variable is true.

### **hdlin\_prohibit\_nontri\_multiple\_drivers**

Controls whether the Presto HDL compiler issues an error, or only a warning, when it finds multiple drivers of a net.

Default value for this variable is true.

### **hdlin\_redundancy\_elimination**

Controls whether the Presto HDL Compiler applies a series of transformations to remove redundant computations from a design.

Default value for this variable is true.

### **hdlin\_reg\_report\_length**

Sets the maximum length, in characters, of the Boolean formulas reported when `hdlin_report_inferred_modules` is set to verbose.

Default value for this variable is 60.

### **hdlin\_register\_report\_depth**

Controls the effort the Presto HDL Compiler puts into the accuracy of the sequential inference report.

Default value for this variable is true.

### **hdlin\_replace\_synthetic**

Processes synthetic library parts in HDL designs during the read and elaborate commands. Actual gate-level implementations are inserted during the read command.

Default value for this variable is false.

### **hdlin\_report\_enumerated\_types**

Controls whether the Presto HDL Compiler prints a report of the variables in a design that are known to have an enumerated type. This includes both user-declared and automatically detected enumerated types.

Default value for this variable is true.

### **hdlin\_report\_fsm**

Controls whether the compiler reports finite state machines (FSMs) discovered in the HDL code in the Presto HDL Compiler flow.

Default value for this variable is true.

### **hdlin\_report\_inferred\_modules**

Generates a brief report for inferred latches, flip-flops, three-state, and multiplexer devices.

Default value for this variable is true.

### **hdlin\_report\_mux\_op**

Determines whether mux\_op information is reported during HDL Compiler activity.

Default value for this variable is true.

### **hdlin\_report\_syn\_cell**

Determines whether the Presto HDL Compiler prints a report summary of synthetic cells.

Default value for this variable is false.

### **hdlin\_report\_tri\_state**

Controls whether the Presto HDL Compiler prints a report of three-state buffers inferred. Three-state buffers are inferred when a variable is assigned to the three-state value in the design.

Default value for this variable is true.

### **hdlin\_selector\_simplify\_effort**

Controls the effort the Presto HDL Compiler puts into simplifying selectors with constant inputs.

Default value for this variable is 1.

### **hdlin\_seqmap\_search\_depth**

Controls how deep Presto HDL Compiler looks for sets and resets of flip-flops and latches.

Default value for this variable is 3.

### **hdlin\_share\_all\_operators**

Controls whether the Presto HDL compiler attempts to share all identical arithmetic expressions or defers the sharing decision to the compile command.

Default value for this variable is false.

### **hdlin\_subprogram\_default\_values**

Determines which value the compiler will use as the default value for variables, 'LEFT' of its type or 0s.

Default value for this variable is false.

### **hdlin\_translate\_off\_on**

Ignores the `translate_off` and `translate_on` directives, when disabled by setting the value to `false`.

Default value for this variable is `true`.

### **hdlin\_translate\_off\_skip\_text**

Causes VHDL Compiler to treat as comments the text between the translation directives `translate_off` and `translate_on`.

Default value for this variable is `false`.

### **hdlin\_unsigned\_integers**

Controls whether the Presto HDL Compiler generates signed arithmetic operators for signed operations.

Default value for this variable is `false`.

### **hdlin\_upcase\_names**

Controls whether identifiers in the Verilog source code are converted to uppercase letters or left in their original case.

Default value for this variable is `false`.

### **hdlin\_use\_carry\_in**

Controls whether the Presto HDL Compiler attempts to use the carry-in input of adders and subtractors, in conjunction with the `hdlin_use_cin` variable.

Default value for this variable is `false`.

### **hdlin\_use\_syn\_shifter**

Maps DesignWare shifter parts to shift operators in your HDL code. When this variable is disabled (`false`, the default), a flattened implementation is supplied.

Default value for this variable is `false`.

### **hdlin\_verbose\_cell\_naming**

Enables/disables the verbose naming style of cells.

Default value for this variable is `false`.

**hdlin\_vhdl93\_concat**

Controls the concatenation behavior the compiler uses to conform to the VHDL '93 Standard or the '87 Standard.

Default value for this variable is false.

**hdlin\_vhdl\_93**

Controls whether Presto-VHDL follows VHDL '93 Standard or '87 Standard.

Default value for this variable is true.

**hdlin\_vpp\_temporary\_directory**

Determines where to create intermediate files, which Verilog preprocessing constructs.

Default value for this variable is "".

**hdlin\_vrlg\_std**

Controls whether Presto Verilog enforces Verilog 1995 or Verilog 2000.

Default value for this variable is 2000.

**hdlin\_warn\_array\_bound**

Causes warning messages to be issued or suppressed when the index of an array element is out of bounds.

Default value for this variable is true.

**hdlin\_warn\_implicit\_wires**

Controls whether the compiler warns users about implicitly declared wires.

Default value for this variable is true.

### **hdlin\_warn\_mixed\_blocking\_and\_nonblocking**

Controls whether warnings are issued when blocking and nonblocking assignments to the same variable are present. Effective only for Presto HDL compiler and Verilog and only if the variable `hdlin_allow_mixed_blocking_and_nonblocking` is set to true.

Default value for this variable is true.

### **hdlin\_warn\_sens\_list**

Controls whether the Presto HDL Compiler issues a warning when it detects that a variable or signal in a combinational always block is read but does not appear in the sensitivity list.

Default value for this variable is true.

### **hdlin\_while\_loop\_iterations**

Places an upper bound on the number of times a loop is unrolled (to prevent potential infinite loops).

Default value for this variable is 1000.

### **hdlin\_work\_directory**

Specifies the directory used to store analyzed Verilog modules. Effective only for Presto HDL Compiler.

Default value for this variable is `"/WORK"`.

### **hdlin\_write\_gtech\_design\_directory**

Specifies the directory in which to place the RTL Analyzer intermediate files.

Default value for this variable is `"/"`.

### **hdlout\_internal\_busses**

Controls the way in which the `write -format verilog` command and the `write -format vhdl` command write out internal bused nets by parsing the names of the nets.

Default value for this variable is false.

### **hier\_dont\_trace\_ungroup**

Disables ungroup tracing set on the design with the ungroup command.

Default value for this variable is 0.

### **high\_fanout\_net\_pin\_capacitance**

Specifies the pin capacitance used to compute the loading of high-fanout nets.

Default value for this variable is 1.0.

### **high\_fanout\_net\_threshold**

Specifies the minimum number of loads for a net to be classified as a high-fanout net.

Default value for this variable is 1000.

### **hlo\_disable\_datapath\_optimization**

Disables built-in data-path optimization feature in compile.

Default value for this variable is false.

### **hlo\_ignore\_priorities**

Determines whether priorities set for synthetic implementations are to be observed during resource sharing and implementation selection under compile.

Default value for this variable is false.

### **hlo\_minimize\_tree\_delay**

During compile, enables tree height minimization during resource sharing, if the minimize\_tree\_delay attribute is not set.

Default value for this variable is true.

### **hlo\_resource\_allocation**

Sets the default resource sharing type to be used by the compile command, if the resource\_allocation attribute is not set.

Default value for this variable is constraint\_driven.

### **hlo\_resource\_implementation**

Sets the default implementation selection type to be used by the compile command, if the `resource_implementation` attribute is not set.

Default value for this variable is `use_fastest`.

### **hlo\_share\_common\_subexpressions**

Enables (during compile) sharing of common subexpressions during resource sharing.

Default value for this variable is `true`.

### **hlo\_share\_effort**

Sets the relative amount of CPU time to be spent on resource sharing during compile.

Default value for this variable is `low`.

### **hlo\_transform\_constant\_multiplication**

Replaces, during elaborate command activity, all multiplications that have one constant input, by a series of shift, add, and subtract operations. The default is `false`, meaning that the multiplications are not replaced.

Default value for this variable is `false`.

### **ilm\_derive\_keepout**

Enables and disables automatic inference of placement and wiring keepouts for interface logic models (ILMs) in Physical Compiler.

Default value for this variable is `true`.

### **insert\_dft\_clean\_up**

Causes the `insert_dft` command to use area recovery techniques to reduce the amount of test point logic.

Default value for this variable is `true`.



### **insert\_test\_design\_naming\_style**

Specifies how the `insert_dft` command names new designs created during the addition of test circuitry.

Default value for this variable is `%s_test_%d`.

### **lbo\_cells\_in\_regions**

Puts new cells at specific locations within a cluster.

Default value for this variable is `false`.

### **lib\_thresholds\_per\_lib**

Causes `tripPoint` values in the Synopsys library to override user-specified values.

Default value for this variable is `true`.

### **libgen\_max\_differences**

Specifies to the `read_lib` command the maximum number of differences to list between the v3.1 format description of a library cell and its statetable description.

Default value for this variable is `-1`.

### **link\_force\_case**

Controls the case-sensitive or case-insensitive behavior of the `link` command.

Default value for this variable is `check_reference`.

### **link\_library**

Specifies the list of design files and libraries used during linking.

Default value for this variable is `{"*" your_library.db}`.

### **lsiin\_net\_name\_prefix**

Contains the prefix added to names assigned to unnamed nets within a design read in the LSI/NDL format. Only alphanumeric characters and the underscore are allowed in the string.

Default value for this variable is `NET_`.

### **lsiout\_inverter\_cell**

Prevents the write -format lsi command from directly connecting logic zero or logic one to internal pins or ports.

Default value for this variable is "".

### **lsiout\_upcase**

Converts to uppercase all of the names within LSI/NDL netlists.

Default value for this variable is true.

### **ltl\_obstruction\_type**

Controls the routing blockage type for the named obstructions, without route type being specified.

Default value for this variable is placement\_only.

### **mentor\_bidirect\_value**

Specifies the value of the property that identifies the design's pins or primary ports as being bidirectional.

Default value for this variable is INOUT.

### **mentor\_do\_path**

Specifies a non-default directory that contains the NETED DO macros referenced by the write -f mentor output.

Default value for this variable is "".

### **mentor\_input\_output\_property\_name**

Specifies the name of the property whose value represents the direction of pins and primary ports of the design.

Default value for this variable is PINTYPE.

### **mentor\_input\_value**

Specifies the value of the property that identifies input pins or primary input ports. You can specify the property name using the variable `mentor_input_output_property_name`.

Default value for this variable is IN.

### **mentor\_logic\_one\_value**

Specifies the value of the property that identifies logic one nets. You can specify the name of the property using the variable `mentor_logic_zero_one_property_name`.

Default value for this variable is 1SF.

### **mentor\_logic\_zero\_one\_property\_name**

Specifies the name of the property whose value determines whether the net is connected to logic one (power) or logic zero (ground).

Default value for this variable is INIT.

### **mentor\_logic\_zero\_value**

Specifies the value of the property that identifies logic zero nets. You can specify the property name using the variable `mentor_logic_zero_one_property_name`.

Default value for this variable is OSF.

### **mentor\_output\_value**

Specifies the value of the property that identifies output pins or primary output ports. You can specify the name of the property using the variable `mentor_primitive_property_name`.

Default value for this variable is OUT.

### **mentor\_primitive\_property\_name**

Specifies the name of the property placed on all automatically generated symbols.

Default value for this variable is PRIMITIVE.

### **mentor\_primitive\_property\_value**

Specifies the value of the property placed on all automatically generated symbols. You can specify the name of the property using the variable `mentor_primitive_property_name`.

Default value for this variable is `MODULE`.

### **mentor\_reference\_property\_name**

Specifies the name of the property that contains the reference name of every instance. The reference name is the name of the cell of which this object is an instantiation.

Default value for this variable is `COMP`.

### **mentor\_search\_path**

Causes the write -f mentor command to add a `NETED SEARCH` command to the beginning of an output file. This variable contains the list of directories to be searched for cells to be instantiated while executing the `NETED DO` macro.

Default value for this variable is `""`.

### **mentor\_write\_symbols**

Causes the write -f mentor command to include symbol (`SYMED`) information in the output file for all automatically generated symbols.

Default value for this variable is `true`.

### **mgi\_scratch\_directory**

Specifies a directory in which to store the intermediate files created by external generators. By default, the scratch directory is set to `designware_generator` in the current working directory.

Default value for this variable is `designware_generator`.

**pdefout\_full\_path\_name**

Controls the output PDEF file during the writing out of hierarchical designs.

Default value for this variable is false.

**pdefout\_diff\_original**

Used in conjunction with the option `-new_cells_only` of the command `write_clusters`.

Default value for this variable is true.

**physical\_library**

Specifies the list of technology physical libraries of components used in physical synthesis.

Default value for this variable is "".

**pla\_read\_create\_flip\_flop**

Affects read `-f pla` and when set to true, enables output register information in PLA files to be read in and stored, so that the output registers are instantiated within the design.

Default value for this variable is false.

**plot\_box**

Causes a box to be drawn around the plot. The default is false.

Default value for this variable is false.

**plot\_command**

Specifies the operating system command that produces a hard copy of the plot.

Default value for this variable is `lpr -Plw -h`.

**plot\_orientation**

Specifies whether the schematic is vertical or horizontal.

Default value for this variable is `best_fit`.

**plot\_scale\_factor**

Specifies a scaling factor for the schematic.

Default value for this variable is 100.

**plotter\_maxx**

Specifies the x coordinate of the upper right corner of the plot output device.

Default value for this variable is 584.

**plotter\_maxy**

Specifies the y coordinate of the upper right corner of the plot output device.

Default value for this variable is 764.

**plotter\_minx**

Specifies the x coordinate of the lower left corner of the plot output device.

Default value for this variable is 28.

**plotter\_miny**

Specifies the y coordinate of the lower left corner of the plot output device.

Default value for this variable is 28.

**port\_complement\_naming\_style**

Defines the convention the compile command uses to rename ports complemented as a result of using the `set_boundary_optimization` command.

Default value for this variable is `%s_BAR`.

**power\_cg\_flatten**

Specifies to the `ungroup` command whether to flatten Synopsys clock-gating cells.

Default value for this variable is `false`.

### **power\_do\_not\_size\_icg\_cells**

When true, compile does not size the integrated clock-gating cells in the design to correct DRC violations, because doing so results in lower area and power. The default is false.

Default value for this variable is false.

### **power\_hdlc\_do\_not\_split\_cg\_cells**

When true, elaborate does not split clock-gating cells to limit their fanout.

Default value for this variable is false.

### **power\_keep\_license\_after\_power\_commands**

Affects the amount of time a DesignPower license is checked out during a dc\_shell (Design Compiler) session.

Default value for this variable is false.

### **power\_preserve\_rtl\_hier\_names**

Preserves the hierarchy information of the RTL objects in the RTL design.

Default value for this variable is false.

### **power\_rtl\_saif\_file**

Defines for the rtl2saif command where to store the forward-annotation SAIF file, if you do not specify the -output option.

Default value for this variable is power\_rtl.saif.

### **power\_sdpd\_saif\_file**

Defines for the lib2saif command where to store the forward-annotation SAIF file, if you do not specify the -output option.

Default value for this variable is power\_sdpd.saif.

**rc\_input\_threshold\_pct\_fall**

Specifies the threshold voltage that defines the startpoint of the falling cell or net delay calculation.

Default value for this variable is 50.

**rc\_input\_threshold\_pct\_rise**

Specifies the threshold voltage that defines the startpoint of the rising cell or net delay calculation.

Default value for this variable is 50.

**rc\_output\_threshold\_pct\_fall**

Specifies the threshold voltage that defines the startpoint of the falling cell or net delay calculation.

Default value for this variable is 50.

**rc\_output\_threshold\_pct\_rise**

Specifies the threshold voltage that defines the startpoint of the rising cell or net delay calculation.

Default value for this variable is 50.

**rc\_slew\_derate\_from\_library**

Specifies the derating needed for the transition times in the Synopsys library to match the transition times between the characterization trip points.

Default value for this variable is 1.0.

**rc\_slew\_lower\_threshold\_pct\_fall**

Specifies the threshold voltage that defines the endpoint of the falling slew calculation.

Default value for this variable is 20.

**rc\_slew\_lower\_threshold\_pct\_rise**

Specifies the threshold voltage that defines the startpoint of the rising slew calculation.

Default value for this variable is 20.



**rc\_slew\_upper\_threshold\_pct\_fall**

Specifies the threshold voltage that defines the startpoint of the falling slew calculation.

Default value for this variable is 80.

**rc\_slew\_upper\_threshold\_pct\_rise**

Specifies the threshold voltage that defines the endpoint of the rising slew calculation.

Default value for this variable is 80.

**read\_db\_lib\_warnings**

Indicates that warnings are to be printed while a technology db library is being read in with the read command. When false (the default), no warnings are given.

Default value for this variable is false.

**read\_name\_mapping\_nowarn\_libraries**

Specifies a list of libraries for which no warning messages are to be issued by read -f edif -names\_file if the libraries are not found.

Default value for this variable is {}.

**read\_translate\_msff**

Indicates (when true, the default) that master-slave flip-flops (specified with the clocked\_on\_also syntax) are to be automatically translated to master-slave latches. When false, both master and slave remain flip-flops.

Default value for this variable is true.

**reoptimize\_design\_changed\_list\_file\_name**

Creates a file in which to store the list of cells that changed and cells and nets that were added during post-layout or in-place optimization.

Default value for this variable is "".

### **rtl\_load\_resistance\_factor**

Specifies a factor to be used by the `set_rtl_load` command to calculate resistance values from capacitance values for RTL loads.

Default value for this variable is 0.0.

### **sdc\_write\_unambiguous\_names**

Ensures that `cell`, `net`, `pin`, `lib_cell`, and `lib_pin` names that are written to the SDC file are not ambiguous.

The default value is true.

Default value for this variable is true.

### **sdfout\_allow\_non\_positive\_constraints**

Writes out PATHCONSTRAINT constructs with nonpositive ( $\leq 0$ ) constraint values.

Default value for this variable is false.

### **sdfout\_min\_fall\_cell\_delay**

Specifies the minimum non-back-annotated fall cell delay that the `write_timing` command writes to a timing file in SDF format.

Default value for this variable is 0.000000.

### **sdfout\_min\_fall\_net\_delay**

Specifies the minimum non-back-annotated fall net delay that `write_timing` can write to a timing file in SDF format.

Default value for this variable is 0.000000.

### **sdfout\_min\_rise\_cell\_delay**

Specifies the minimum non-back-annotated rise cell delay that `write_timing` can write to a timing file in SDF format.

Default value for this variable is 0.000000.

**sdfout\_min\_rise\_net\_delay**

Specifies the minimum non-back-annotated rise net delay that the `write_timing` command can write to a timing file in SDF format.

Default value for this variable is 0.000000.

**sdfout\_time\_scale**

Specifies the time scale of the delays written to timing files in SDF format.

Default value for this variable is 1.000000.

**sdfout\_top\_instance\_name**

Specifies the name prepended to all instance names when writing timing files in SDF format.

Default value for this variable is "".

**sdfout\_write\_to\_output**

Specifies whether the `write_timing -f sdf` command writes interconnect delays between cells and top-level output ports.

Default value for this variable is false.

**search\_path**

Specifies directories that Design Compiler and DFT Compiler search for files specified without directory names.

Default value for this variable is {search\_path + .}.

**sh\_arch**

The `sh_arch` variable is set by the application to indicate the current system architecture of the machine you are using; such as `sparcOS5`, `hpux10`, and so on. This is a read-only variable.

Default value for this variable is Platform-dependent.

### **sh\_command\_abbrev\_mode**

Command abbreviation is meant as an interactive convenience. Script files should probably not use any command or option abbreviation because these files are then susceptible to command changes in subsequent versions of the application.

Default value for this variable is Anywhere.

### **sh\_command\_log\_file**

Specifies the name of the file to which is written a log of the initial values of variables and executed commands. For use in dc\_shell-t (Tcl mode of dc\_shell) only.

Default value for this variable is ./command.log.

### **sh\_continue\_on\_error**

Under normal circumstances, when executing a script with source, Tcl errors (syntax and semantic) cause the execution of the script to terminate. Setting sh\_continue\_on\_error to true allows processing to continue when errors occur. By default, this variable is set to false.

Default value for this variable is false.

### **sh\_dev\_null**

The sh\_dev\_null variable is set by the application to indicate the current null device. For example, on Unix machines, this is set to /dev/null. This is a read-only variable.

Default value for this variable is Platform-dependent.

### **sh\_enable\_page\_mode**

When true, long reports are displayed one page at a time (similar to the UNIX more command). Consult the man page for various commands that generate reports to see if they are affected by sh\_enable\_page\_mode.

Default value for this variable is false.

### **sh\_new\_variable\_message**

The `sh_new_variable_message` variable controls a debugging feature for tracing the creation of new variables. Its primary debugging purpose is to catch the misspelling of an application-owned global variable. When true, an informational message (CMD-041) is displayed when a variable is defined for the first time at the command line. When false, no message is displayed.

Default value for this variable is true.

### **sh\_new\_variable\_message\_in\_proc**

The `sh_new_variable_message_in_proc` variable controls a debugging feature for tracing the creation of new variables in a Tcl procedure. Its primary debugging purpose is to catch the misspelling of an application-owned global variable.

Default value for this variable is false.

### **sh\_new\_variable\_message\_in\_script**

The `sh_new_variable_message_in_script` variable controls a debugging feature for tracing the creation of new variables within a sourced script. Its primary debugging purpose is to catch the misspelling of an application-owned global variable.

Default value for this variable is false.

### **sh\_product\_version**

This variable is set to the version of the application currently running. The variable is read only.

### **sh\_script\_stop\_severity**

When a script is executed with the source command, there are several ways to get it to stop executing before it completes. One is to use the `sh_script_stop_severity` variable. This variable can be set to `none`, `W`, or `E`. When set to `E`, the generation of one or more error messages by a command will cause a script to stop. When set to `W`, the generation of one or more warning or error messages will cause a script to stop. Note that `sh_script_stop_severity` is ignored if `sh_continue_on_error` is set to `true`.

Default value for this variable is `none`.

### **sh\_source\_emits\_line\_numbers**

When a script is executed with the source command, error and warning messages can be emitted from any command within the script. Using the `sh_source_emits_line_numbers` variable, you can help isolate where errors and warnings are occurring.

Default value for this variable is `none`.

### **sh\_source\_logging**

When you source a script, the source command is echoed to the command log file. By default, each command in the script is logged to the command log file as a comment. You can disable this logging by setting `sh_source_logging` to `false`.

Default value for this variable is `true`.

### **sh\_source\_uses\_search\_path**

Causes the search command to use the `search_path` variable to search for files. This variable is for use in `dc_shell-t` (Tcl mode of `dc_shell`) only.

Default value for this variable is `true`.

**sh\_tcllib\_app\_dirname**

The `sh_tcllib_app_dirname` variable is set by the application to indicate the directory where application-specific Tcl files and packages are found. This is a read-only variable.

**single\_group\_per\_sheet**

Specifies to the tool to put only one logic group on a sheet.

Default value for this variable is false.

**site\_info\_file**

Contains the path to the site information file for licensing.

Default value for this variable is "".

**sort\_outputs**

Sorts output ports on the schematic by port name.

Default value for this variable is false.

**suppress\_errors**

Specifies a list of error codes for which messages are to be suppressed during the current Design Analyzer/dc\_shell session.

Default value for this variable is {}.

**symbol\_library**

Specifies the symbol libraries to use during schematic generation.

Default value for this variable is {lsi\_10k.sdb}.

**synlib\_disable\_limited\_licenses**

Disables or enables limited licenses for synthetic library parts.

Default value for this variable is true.

### **synlib\_dont\_get\_license**

Specifies a list of synthetic library part licenses that the compiler does not automatically check out.

Default value for this variable is {}.

### **synlib\_evaluation\_mode**

Evaluates synthetic library parts, when no DesignWare-Basic or DesignWare-FPGA-Basic keys are available.

Default value for this variable is false.

### **synlib\_hiis\_force\_on\_cells**

Specifies a list of design cells on which the compiler is to force hierarchical incremental implementation selection (hiis).

Default value for this variable is {}.

### **synlib\_iis\_use\_netlist**

Allows netlists of the DesignWare parts to be used as opposed to timing models for cost comparison during the Incremental Implementation Selection step. Timing models are created without considering the design context while netlists are mapped in the context of the design.

Default value for this variable is false.

### **synlib\_model\_map\_effort**

Determines the map\_effort used during modeling of synthetic library parts.

Default value for this variable is medium.

### **synlib\_optimize\_non\_cache\_elements**

Controls whether non-cached models are optimized or used in an unoptimized form.

Default value for this variable is true.



**synlib\_prefer\_ultra\_license**

Determines the use by Design Compiler of DesignWare Foundation library parts and DesignWare-Foundation and DesignWare-Foundation-Ultra licenses.

Default value for this variable is false.

**synlib\_replace\_synthetic\_oani**

Replaces non-inferable, single implementation synthetic parts after elaboration.

Default value for this variable is false.

**synlib\_sequential\_module**

Controls the amount of processing the compile command does during resource sharing and implementation selection, on synthetic library modules that have implementations with sequential elements.

Default value for this variable is default.

**synlib\_wait\_for\_design\_license**

Specifies a list of authorized synthetic library licenses that Design Compiler is to wait for.

Default value for this variable is {}.

**synopsys\_program\_name**

This variable is read only, and is set by the application to indicate the name of the program you are running. This is useful when writing scripts that are mostly common between some applications, but contain some differences based on the application.

**synopsys\_root**

This variable is read only, and is set by the application to indicate the root directory from which the application was run.

**syntax\_check\_status**

Reports whether the `syntax_check` mode is enabled.  
Default value for this variable is `false`.

**synthetic\_library**

Specifies a list of synthetic libraries to use when compiling. Default is `{}`.  
Default value for this variable is `{}`.

**systemcout\_debug\_mode**

This variable is to be used only when the `systemcout_levelize` variable is set to `true`, to generate debug information.  
Default value for this variable is `false`.

**systemcout\_levelize**

Levelizes and flattens the netlist and replaces standard DesignWare operations with simulatable SystemC, before writing out the netlist, during `write -f systemc` command activity.  
Default value for this variable is `true`.

**target\_library**

Specifies the list of technology libraries of components to be used when compiling a design.  
Default value for this variable is `{your_library.db}`.

**tdlout\_upcase**

Converts to uppercase all names within TDL netlists.  
Default value for this variable is `true`.

**template\_naming\_style**

Generates automatically a unique name when a module is built.  
Default value for this variable is `%s_%p`.

**template\_parameter\_style**

Generates automatically a unique name when a module is built.

Default value for this variable is %s%d.

**template\_separator\_style**

Generates automatically a unique name when a module is built.

Default value for this variable is \_.

**test\_allow\_clock\_reconvergence**

Allows reconvergent nets to originate from the same top-level clock port.

Default value for this variable is true.

**test\_bsd\_allow\_tolerable\_violations**

Allows the optimize\_bsd command to replace observe\_and\_control BSR cells with observe\_only cells or remove BSR cells during timing-driven or area-driven optimization.

Default value for this variable is false.

**test\_bsd\_control\_cell\_drive\_limit**

Specifies the number of cells a single BSR control cell can drive while optimizing control cell allocation during optimize\_bsd command activity.

Default value for this variable is 0.

**test\_bsd\_manufacturer\_id**

Specifies the manufacturer ID to use to create the value captured in the device identification register during execution of the insert\_bsd command.

Default value for this variable is 0.

**test\_bsd\_optimize\_control\_cell**

When true, allows the `optimize_bsd` command to optimize allocation of BSR control cells during area-driven optimization, using the value of the `test_bsd_control_cell_drive_limit` variable.

Default value for this variable is false.

**test\_bsd\_part\_number**

Specifies the part number to use to create the value captured in the device identification register during execution of the `insert_bsd` command.

Default value for this variable is 0.

**test\_bsd\_version\_number**

Specifies the version number to use to create the value captured in the device identification register during execution of the `insert_bsd` command.

Default value for this variable is 0.

**test\_bsd\_ default\_ suffix\_ name**

Specifies the default suffix for the name of the BSDL file generated by the `write_bsd` command.

Default value for this variable is `bsd`.

**test\_bsd\_ max\_ line\_ length**

Specifies the maximum number of characters per line for the output BSDL file the `write_bsd` command produces.

Default value for this variable is 72.

**test\_ capture\_ clock\_ skew**

Specifies a qualitative measure of clock skew.

Default value for this variable is `small_skew`.

**test\_cc\_ir\_masked\_bits**

Identifies instruction register (IR) bits to be masked during the search by the `check_bsd` command for all possible implemented instructions.

Default value for this variable is 0.

**test\_cc\_ir\_value\_of\_masked\_bits**

Specifies values to be forced into bits of the instruction register (IR) that are masked, during the search by the `check_bsd` command for all possible implemented instructions.

Default value for this variable is 0.

**test\_check\_port\_changes\_in\_capture**

Checks (through the `check_test` command) for changes in values applied to bidirectional ports in the parallel measure cycle.

Default value for this variable is true.

**test\_clock\_port\_naming\_style**

Specifies the naming style used by the `insert_scan` command for global test signal ports created in designs during the addition of test circuitry.

Default value for this variable is `test_c%s`.

**test\_dedicated\_subdesign\_scan\_outs**

Instructs DFT Compiler to create dedicated scan-out ports on subdesigns.

Default value for this variable is true.

**test\_default\_bidir\_delay**

Defines the default switching time of bidirectional ports in a tester cycle.

Default value for this variable is 55.0.

**test\_default\_client\_order**

Enables or disables test point utilities and determines the order in which they are invoked.

Default value for this variable is {}.

**test\_default\_delay**

Defines the default time in a tester cycle to apply values to input ports.

Default value for this variable is 5.0.

**test\_default\_period**

Defines the default length of a test vector cycle.

Default value for this variable is 100.0.

**test\_default\_scan\_style**

Defines the default scan style for the insert\_dft command if a scan style is not specified with the set\_scan\_style command.

Default value for this variable is multiplexed\_flip\_flop.

**test\_default\_strobe**

Defines the default strobe time in a test cycle for output ports and bidirectional ports in output mode.

Default value for this variable is 95.0.

**test\_default\_strobe\_width**

Defines the default strobe pulse width, which is the default time that specifies how long after invocation the strobe pulse needs to be held active.

Default value for this variable is 0.000000.

**test\_design\_analyzer\_uses\_insert\_scan**

Executes (when true) the insert\_scan command through a Design Analyzer menu.

Default value for this variable is true.

**test\_disable\_find\_best\_scan\_out**

Selects (when true) the scan-out pin on a scan cell based on availability instead of timing slack.

Default value for this variable is false.

**test\_dont\_fix\_constraint\_violations**

Minimizes performance constraint violations.

Default value for this variable is false.

**test\_enable\_capture\_checks**

Controls checking for capture violations during execution of the check\_dft command.

Default value for this variable is true.

**test\_infer\_slave\_clock\_pulse\_after\_capture**

Guides protocol inference for master/slave test design methodologies during execution of the check\_test command.

Default value for this variable is infer.

**test\_isolate\_hier\_scan\_out**

Prevents the insert\_dft command inserting logic that isolates scan connections at hierarchical boundaries during functional operation.

Default value for this variable is 0.

**test\_jump\_over\_bufs\_invs**

Determines whether or not insert\_scan and preview\_scan consider output pins of buffers and inverters to be internal clocks.

Default value for this variable is true.

**test\_mode\_port\_inverted\_naming\_style**

Specifies the naming style to use for the test\_hold\_logic\_zero type of test mode signal ports to be created in the design.

Default value for this variable is test\_mode\_i%s.

**test\_mode\_port\_naming\_style**

Specifies the naming style to use for the test\_hold\_logic\_one type of test mode signal ports created in the design.

Default value for this variable is test\_mode%s.

**test\_mux\_constant\_si**

Specifies how scan insertion uses a port you declare as scan input, when the port is tied high or to the ground in functional mode.

Default value for this variable is false.

**test\_mux\_constant\_so**

Specifies how scan insertion uses a port you declare as scan output, when the port is tied high or to the ground in functional mode.

Default value for this variable is false.

**test\_non\_scan\_clock\_port\_naming\_style**

Specifies the style the insert\_dft command uses to name the ports that clock gating creates for nonscan clocks.

Default value for this variable is test\_nsc\_%s.

**test\_point\_keep\_hierarchy**

Synthesizes (when true) test points and ungroups the test point design, during execution of the insert\_dft command.

Default value for this variable is false.

**test\_preview\_scan\_shows\_cell\_types**

Shows (when true) cell instance types, during execution of the preview\_scan command.

Default value for this variable is false.



**test\_protocol\_add\_cycle**

Adds an extra cycle (when true) after the shift cycle, in the test protocol, during execution of the check\_test command.

Default value for this variable is true.

**test\_rtlsrc\_latch\_check\_style**

Specifies the latch check style to use during rtlsrc command activities.

Default value for this variable is default.

**test\_scan\_clock\_a\_port\_naming\_style**

Determines the naming style to be used by the insert\_scan command for test scan clock a ports created in designs during the addition of test scan circuitry.

Default value for this variable is test\_sca%s.

**test\_scan\_clock\_b\_port\_naming\_style**

Determines the naming style to be used by the insert\_scan command for test scan clock b ports created in designs during the addition of test scan circuitry.

Default value for this variable is test\_scb%s.

**test\_scan\_clock\_port\_naming\_style**

Determines the naming style used by the insert\_scan command for global test scan signal ports created in designs during the addition of test circuitry.

Default value for this variable is test\_scs%s.

**test\_scan\_enable\_inverted\_port\_naming\_style**

Determines the naming style to be used by the insert\_scan command for scan enable inverted ports created in designs during the addition of test scan circuitry.

Default value for this variable is test\_sei%s.

### **test\_scan\_enable\_port\_naming\_style**

Determines the naming style to be used by the `insert_scan` command for test scan enable ports created in designs during the addition of test scan circuitry.

Default value for this variable is `test_se%s`.

### **test\_scan\_in\_port\_naming\_style**

Specifies the naming style used by the `insert_scan` command for serial test-signal ports created in designs during the addition of test circuitry.

Default value for this variable is `test_si%s%s`.

### **test\_scan\_link\_so\_lockup\_key**

Indicates to the `preview_scan` command what key to use to identify cells with scan-out lock-up latches in reports.

Default value for this variable is `l`.

### **test\_scan\_link\_wire\_key**

Indicates to the `preview_scan` command the key to use to identify cells that drive wire-scan links in reports.

Default value for this variable is `w`.

### **test\_scan\_out\_port\_naming\_style**

Used the same as `test_scan_in_port_naming_style`.

Default value for this variable is `test_so%s%s`.

### **test\_scan\_segment\_key**

Tells the `preview_scan` command what key to use to identify scan segments in reports.

Default value for this variable is `s`.

### **test\_scan\_true\_key**

Specifies to the `preview_scan` command the key to use to identify in reports cells with true scan attributes.

Default value for this variable is `t`.

**test\_stil\_max\_line\_length**

Specifies the maximum line length for the file written by the `write_test_protocol -format stil` command.

Default value for this variable is 72.

**test\_stil\_multiclock\_capture\_procedures**

Indicates to the `write_test_protocol -format stil` command to create capture procedures in the STIL protocol, with multiple clocks active in each procedure.

Default value for this variable is false.

**test\_stil\_netlist\_format**

Indicates to the `write_test_protocol` command what netlist format to use when writing out STIL protocol files.

Default value for this variable is db.

**test\_user\_defined\_instruction\_naming\_style**

Indicates to the `check_bsd` command and the `write_bsd` command the naming style to use for the user-defined (nonstandard) instructions inferred by these commands.

Default value for this variable is USER%d.

**test\_user\_test\_data\_register\_naming\_style**

Indicates to the `check_bsd` command and the `write_bsd` command the naming style to use for the user-defined (nonstandard) test data registers inferred by these commands.

Default value for this variable is UTDR%d.

**test\_write\_four\_cycle\_stil\_protocol**

Instructs the `write_test_protocol -format stil` command to insert in the output STIL protocol file a dummy cycle between all measure and capture cycles in the STIL protocol.

Default value for this variable is false.

**text\_editor\_command**

Specifies the command that executes when the Edit/File menu is selected in the Design Analyzer text window.

Default value for this variable is xterm.

**text\_print\_command**

Specifies the command that executes when the File/Print menu is selected in the Design Analyzer text window.

Default value for this variable is lpr.

**timing\_disable\_internal\_inout\_cell\_paths**

Disables bidirectional feedback paths in a cell if set to true.

Default value for this variable is true.

**timing\_disable\_internal\_inout\_net\_arcs**

Disables bidirectional feedback paths that involve more than one cell if the variable is true.

Default value for this variable is true.

**timing\_report\_attributes**

Specifies the list of attributes to be reported with the report\_timing -attributes command.

Default value for this variable is {dont\_touch, dont\_use, map\_only, size\_only, ideal\_net}.

**timing\_self\_loops\_no\_skew**

Affects the behavior, runtime, and CPU usage of report\_timing and compile.

Default value for this variable is false.

**true\_delay\_prove\_false\_backtrack\_limit**

Specifies to the report\_timing -true command the number of backtracks to use in searching for false paths.

Default value for this variable is 1000.

**true\_delay\_prove\_true\_backtrack\_limit**

Specifies the number of backtracks the report\_timing -true command is to use in searching for true paths.

Default value for this variable is 1000.

**uniquify\_naming\_style**

Specifies the naming convention to be used by the uniquify command.

Default value for this variable is %s\_%d.

**use\_port\_name\_for\_oscs**

Specifies that when off-sheet connectors for nets also have ports on them, they are given the name of the port.

Default value for this variable is true.

**verbose\_messages**

Causes more explicit system messages to be displayed during the current Design Analyzer dc\_shell session.

Default value for this variable is true.

**verilogout\_debug\_mode**

Instructs Behavioral Compiler (under specific conditions) to insert additional code to write out debugging information during the RTL simulation run. This variable (when set to true) is to be used only when the variable verilogout\_levelize is also set to true.

Default value for this variable is false.

**verilogout\_equation**

Writes Verilog assign statements (Boolean equations) for combinational gates, rather than gate instantiations.

Default value for this variable is false.

**verilogout\_higher\_designs\_first**

Writes Verilog modules so that the higher level designs come before lower level designs, as defined by the design hierarchy.

Default value for this variable is false.

**verilogout\_ignore\_case**

Instructs the compiler not to consider case when comparing identifiers to Verilog reserved words.

Default value for this variable is false.

**verilogout\_include\_files**

Specifies to the write -f verilog command (when the verilogout\_levelize variable is set to true) to write an include statement that will have the name of the value you set for this variable.

Default value for this variable is {}.

**verilogout\_levelize**

Specifies, when true, to the write -f verilog command to levelize and flatten the netlist and to replace standard DesignWare operations with simulatable Verilog, before writing out the netlist.

Default value for this variable is false.

**verilogout\_no\_negative\_index**

Shifts the negative range to the positive range starting 0. For example, if you have 0 downto -7, it becomes 7 downto 0.

Default value for this variable is false.

**verilogout\_no\_tri**

Declares three-state nets as Verilog wire instead of tri. This variable is useful in eliminating assign primitives and tran gates in the Verilog output.

Default value for this variable is false.

### **verilogout\_show\_unconnected\_pins**

Instructs the Verilog writer in dc\_shell to write out all of the unconnected instance pins, when connecting module ports by name. For example, modb b1 (.A(in),.Q(out),.Qn()).

Default value for this variable is false.

### **verilogout\_single\_bit**

Instructs the compiler not to output vectored ports in the Verilog output. All vectors are written as single bits.

Default value for this variable is false.

### **verilogout\_unconnected\_prefix**

Instructs the Verilog writer in dc\_shell to use the name (SYNOPTSYS\_UNCONNECTED\_) to create unconnected wire names. The general form of the name is SYNOPTSYS\_UNCONNECTED\_%d.

Default value for this variable is SYNOPTSYS\_UNCONNECTED\_.

### **vhdl-lib\_architecture**

Determines the VHDL model types for the write\_lib command to generate.

Default value for this variable is {FTGS,VITAL}.

### **vhdl-lib\_glitch\_handle**

Determines if timing hazards have glitch-forced (on-detect) or spike-forced (on-event) Xs. When true (the default value), Xs are glitch-forced; when false, the Xs are spike-forced.

Default value for this variable is true.

### **vhdl-lib\_logic\_system**

Selects the logic system in which to create the VHDL libraries. Currently only ieee-1164, for the IEEE 1164.1 nine value (std\_logic) logic system, is allowed. Do not change the value of this variable to anything other than ieee-1164.

Default value for this variable is ieee-1164.

### **vhdl-lib\_logical\_name**

This variable defines the logical name to be used by the VHDL libraries. If the variable is set to an empty string, the file base name is used as the default.

Default value for this variable is "".

### **vhdl-lib\_negative\_constraint**

Determines whether a generated VITAL model is to have negative constraint handling capability.

Default value for this variable is false.

### **vhdl-lib\_pulse\_handle**

Determines the algorithm used to handle timing hazards for the FTGS model. Values are glitch, spike, transport, inertial, or use\_vhdl-lib\_glitch\_handle (the default).

Default value for this variable is use\_vhdl-lib\_glitch\_handle.

### **vhdl-lib\_tb\_compare**

Controls library testbench generation. No testbenches are created if this variable is set to 0 (the default).

Default value for this variable is 0.

### **vhdl-lib\_tb\_x\_eq\_dontcare**

Specifies the default value for the testbenches X\_Eq\_DontCare generic Boolean flag. If X\_Eq\_DontCare is true, X states are ignored during output comparisons. The default is false.

Default value for this variable is false.



### **vhdl-lib\_timing\_checks**

Determines the default value for the cell TimingChecksOn generic Boolean flag in the VITAL model.

Default value for this variable is true.

### **vhdl-lib\_timing\_mesg**

Determines the default value for the cell Timing\_mesg generic Boolean flag in FTSM, UDSM, and FTGS models. It also determines the value of the GlitchMode parameter for the VitalPropagatePathDelay procedure in the VITAL model.

Default value for this variable is true.

### **vhdl-lib\_timing\_xgen**

Determines the default value for the cell Timing\_xgen generic Boolean flag in FTSM, UDSM, and FTGS models. It also determines the default value for the cell XGenerationOn generic Boolean flag in the VITAL model.

Default value for this variable is false.

### **vhdlout\_architecture\_name**

Determines the name to be used for the architecture the write -f vhdl command writes out.

Default value for this variable is SYN\_%a\_%u.

### **vhdlout\_bit\_type**

Sets the basic bit type in a design written to VHDL.

Default value for this variable is std\_logic.

### **vhdlout\_bit\_type\_resolved**

Prevents the VHDL writer (VHDLout) creating new bus resolution functions when writing wired logic.

Default value for this variable is true.

### **vhdlout\_bit\_vector\_type**

Sets the basic bit vector type in a design written to VHDL.

Default value for this variable is `std_logic_vector`.

### **vhdlout\_conversion\_functions**

Overrides conversion functions that are written out.

Default value for this variable is `{}`.

### **vhdlout\_debug\_mode**

Instructs Behavioral Compiler (under specific conditions) to insert additional code to write out debugging information during the RTL simulation run.

Default value for this variable is `false`.

### **vhdlout\_dont\_create\_dummy\_nets**

Instructs the VHDL writer not to create dummy nets for connecting unused pins or ports.

Default value for this variable is `false`.

### **vhdlout\_dont\_write\_types**

Specifies to the compiler not to write type declarations for any types declared in the original VHDL.

Default value for this variable is `false`.

### **vhdlout\_equations**

Specifies to the compiler how to write combinational logic and sequential logic.

Default value for this variable is `false`.

### **vhdlout\_follow\_vector\_direction**

Specifies to the compiler to use the original range direction when writing out an array.

Default value for this variable is `false`.

### **vhdlout\_levelize**

Specifies to the write -f vhdl command to levelize and flatten a netlist.

Default value for this variable is false.

### **vhdlout\_one\_name**

Determines the literal name for constant bit value 1 in a design written in VHDL.

Default value for this variable is 1.

### **vhdlout\_package\_naming\_style**

Determines the name to be used for the type conversion packages written out by the VHDL writer (VHDLout).

Default value for this variable is CONV\_PACK\_%d;.

### **vhdlout\_preserve\_hierarchical\_types**

Affects the way in which the write -f vhdl command writes out ports on lower-level designs>

Default value for this variable is VECTOR.

### **vhdlout\_separate\_scan\_in**

Affects the way in which the scan chain is written out in VHDL.

Default value for this variable is false.

### **vhdlout\_single\_bit**

Affects the way in which the write -f vhdl command writes out ports on the top-level design.

Default value for this variable is USER.

### **vhdlout\_synthesis\_off**

Instructs the write -f vhdl command to write out synthesis\_off and synthesis\_on at the beginning and end of the configuration statement, but only when the vhdlout\_write\_top\_configuration variable is also true.

Default value for this variable is true.

**vhdlout\_target\_simulator**

Names the target simulator to which the VHDL file is written. Currently, the only valid value is xp.

Default value for this variable is "".

**vhdlout\_three\_state\_name**

Names the high impedance bit value used for three-state device values.

Default value for this variable is `Z.'

**vhdlout\_three\_state\_res\_func**

Names a user-supplied three-state resolution function that must be in one of the packages specified by the `vhdlout_use_packages` variable.

Default value for this variable is "".

**vhdlout\_time\_scale**

Specifies the scaling of the delays the compiler writes to timing files in Synopsys VHDL format.

Default value for this variable is 1.

**vhdlout\_top\_configuration\_arch\_name**

Determines the name of the outside architecture, depending on the setting of the `vhdlout_write_top_configuration` variable, and causes the VHDL writer (VHDLout) to write out a configuration statement.

Default value for this variable is A.

**vhdlout\_top\_configuration\_entity\_name**

Determines the name of the outside entity, depending on the setting of the `vhdlout_write_top_configuration` variable, and causes the VHDL writer (VHDLout) to write out a configuration statement.

Default value for this variable is E.

**vhdlout\_top\_configuration\_name**

Determines the name of the configuration statement the write command writes out when the `vhdlout_write_top_configuration` variable is set to true.

Default value for this variable is `CFG_TB_E`.

**vhdlout\_unknown\_name**

Specifies the value the compiler uses to drive a signal to the unknown state.

Default value for this variable is `X`.

**vhdlout\_upcase****vhdlout\_use\_packages**

Instructs the write command to write into the VHDL file a use clause containing a list of package names, for each of these packages, for all entities.

Default value for this variable is `{IEEE.std_logic_1164}`.

**vhdlout\_wired\_and\_res\_func**

Specifies the name of a wired and resolution function.

Default value for this variable is `""`.

**vhdlout\_wired\_or\_res\_func**

Specifies the name of a wired or resolution function.

Default value for this variable is `""`.

**vhdlout\_write\_architecture**

Instructs the write `-format` vhdl command to write out architecture declarations.

Default value for this variable is true.

### **vhdlout\_write\_components**

Instructs the write -format vhdl command to write out component declarations for cells mapped to a technology library.

Default value for this variable is true.

### **vhdlout\_write\_entity**

Instructs the write -format vhdl command to write out entity declarations.

Default value for this variable is true.

### **vhdlout\_write\_top\_configuration**

Instructs the write -format vhdl command to write out a configuration statement if necessary, such as when ports on the top-level design are written as vectors instead of user types.

Default value for this variable is false.

### **vhdlout\_zero\_name**

Determines the literal name for constant bit value `0' in a design written to VHDL.

Default value for this variable is 0.

### **view\_analyze\_file\_suffix**

Specifies, in a list of file extensions, the files shown in the File/Analyze dialog box of Design Analyzer.

Default value for this variable is {v, vhd, vhdl}.

### **view\_arch\_types**

Sets the contents of the architecture option menu. Contains a list of host machine architectures you can use for background jobs from the Design Analyzer viewer.

Default value for this variable is {sparcOS5, hpux10, rs6000, sgimips}.

**view\_background**

Specifies the background color of the Design Analyzer viewer.

Default value for this variable is white.

**view\_cache\_images**

Specifies to Design Analyzer that the tool is to cache bitmaps for fast schematic drawing.

Default value for this variable is true.

**view\_command\_log\_file**

Names a file and its location that is to contain all text written to the Design Analyzer Command window.

Default value for this variable is "".

**view\_command\_win\_max\_lines**

Contains the maximum number of lines to be saved in the Design Analyzer command window.

Default value for this variable is 1000.

**view\_dialogs\_modal**

Requires that the question and error dialogs in Design Analyzer be confirmed, before you can continue entering commands.

Default value for this variable is true.

**view\_disable\_cursor\_warping**

Causes the cursor to be automatically warped (moved). When false, the cursor is automatically warped (or moved) to dialog boxes.

Default value for this variable is true.

**view\_disable\_error\_windows**

Instructs Design Analyzer not to post the error windows when errors occur.

Default value for this variable is false.

**view\_disable\_output**

Disables output to the Design Analyzer command window.

Default value for this variable is false.

**view\_error\_window\_count**

Specifies the maximum number of errors Design Analyzer reports for a command.

Default value for this variable is 6.

**view\_execute\_script\_suffix**

Displays only files with the stated suffixes, from directories you select in the Execute Script option window of the Setup menu of Design Analyzer.

Default value for this variable is {`.script`, `.scr`, `.dcs`, `.dcv`, `.dc`, `.con`}.

**view\_info\_search\_cmd**

Invokes, if set, the online information viewer through the optional menu item On-Line Information.

Default value for this variable is "".

**view\_log\_file**

Specifies the file in which the tool stores events that occur in the viewer.

Default value for this variable is "".

**view\_on\_line\_doc\_cmd**

Invokes, if set, the online documentation viewer, through the optional menu item On-Line Documentation.

Default value for this variable is "".

**view\_read\_file\_suffix**

Displays only files with the stated suffixes, from directories you select with the Read option of the File menu of Design Analyzer.

Default value for this variable is `v`, `vhd`, `vhdl`, `xfn`.



**view\_report\_append**

Specifies to the tool to append to the specified file the reports the Design Vision menus generate.

Default value for this variable is true.

**view\_report\_interactive**

Specifies to the tool to send to the command line view the reports generated by Design Vision menus.

Default value for this variable is true.

**view\_report\_output2file**

Specifies to the tool to send to the specified file the reports generated by Design Vision menus.

Default value for this variable is false.

**view\_script\_submenu\_items**

Allows users to add to the Design Analyzer Setup pulldown menu valid items to invoke user scripts.

Default value for this variable is {}.

**view\_tools\_menu\_items**

Permits partial configuration of the Tools pulldown menu to add a new menu item for invoking user scripts.

Default value for this variable is {}.

**view\_use\_small\_cursor**

Specifies to the tool that the X display is to support only 16 x 16-bit map size cursors.

Default value for this variable is "".

**view\_use\_x\_routines**

Enables the use of internal arc-drawing routines (instead of X routines).

Default value for this variable is true.

**view\_write\_file\_suffix**

Displays only files with the stated suffixes, from directories you select with the Save As option of the File menu of Design Analyzer.

Default value for this variable is vhd, vhdl, xnf}.

**write\_name\_mapping\_nowarn\_libraries**

Specifies a list of libraries for which no warning messages are to be issued by write -f edif -names\_file if the command does not find the libraries.

Default value for this variable is {}.

**write\_name\_nets\_same\_as\_ports**

Specifies to the tool that nets are to receive the same names as the ports the nets are connected to.

Default value for this variable is false.

**write\_test\_formats**

Specifies the test vector formats recognized and created by the write\_test command.

Default value for this variable is {synopsys, tssi\_ascii, tds, verilog, vhdl, wgl}.

**write\_test\_include\_scan\_cell\_info**

Specifies to the write\_test command to include in the vector files scan-chain, cell, and inversion information for vector formats.

Default value for this variable is true.

**write\_test\_input\_dont\_care\_value**

Controls the logic value the write\_test command outputs when you have an input with a don't care condition.

Default value for this variable is X.

### **write\_test\_max\_cycles**

Controls the automatic partitioning of long test sets across multiple files, by specifying the maximum number of tester cycles any one vector file can contain.

Default value for this variable is 0.

### **write\_test\_max\_scan\_patterns**

Controls the automatic partitioning of long test sets across multiple files, by specifying the maximum number of scan test patterns any one vector file can contain.

Default value for this variable is 0.

### **write\_test\_pattern\_set\_naming\_style**

Specifies how to name pattern sets when long test sets are partitioned across multiple files.

Default value for this variable is TC\_Syn\_%d.

### **write\_test\_round\_timing\_values**

Specifies to the write\_test command to round to the nearest integer all timing values.

Default value for this variable is true.

### **write\_test\_scan\_check\_file\_naming\_style**

Specifies how to name the file containing the vectors that test the scan chain logic.

Default value for this variable is %s\_schk.%s.

### **write\_test\_vector\_file\_naming\_style**

Specifies how to name scan vector files, when long test sets are partitioned across multiple files.

Default value for this variable is %s\_%d.%s.

### **x11\_set\_cursor\_background**

Specifies background color of the cursor in the Design Analyzer menus and viewer.

Default value for this variable is "".

### **x11\_set\_cursor\_foreground**

Specifies foreground color of the cursor in the Design Analyzer menus and viewer.

Default value for this variable is "".

### **x11\_set\_cursor\_number**

Specifies the cursor, from the standard X cursor font used by the Design Analyzer menus and viewer.

Default value for this variable is -1.

### **xnfin\_dff\_clock\_enable\_pin\_name**

Instructs the read -format xnf command to assume that the clock enable pin name on the DFF (D flip-flop) component has the given string name.

Default value for this variable is CE.

### **xnfin\_dff\_clock\_pin\_name**

Instructs the read -format xnf command to assume that the clock pin name on the DFF (D flip-flop) component has the given string name.

Default value for this variable is C.

### **xnfin\_dff\_data\_pin\_name**

Instructs the read -format xnf command to assume that the data pin name on the DFF (D flip-flop) component has the given string name.

Default value for this variable is D.

### **xnfin\_dff\_q\_pin\_name**

Instructs the read -format xnf command to assume that the Q pin name on the DFF (D flip-flop) component has the given string name.

Default value for this variable is Q.

### **xnfin\_dff\_reset\_pin\_name**

Instructs the read -format xnf command to assume that the reset pin name on the DFF (D flip-flop) component has the given string name. Use this variable to support different versions of the Xilinx library, which can have differing pin names for these sequential devices.

Default value for this variable is RD.

### **xnfin\_dff\_set\_pin\_name**

Instructs the read -format xnf command to assume that the set pin name on the DFF (D flip-flop) component has the given string name.

Default value for this variable is SD.

### **xnfin\_family**

Instructs the read -format xnf command to assume that the file being read is a design of the specified Xilinx family. The XNF reader supports only the 4000 family of Xilinx parts, so 4000 is the only valid value.

Default value for this variable is 4000.

### **xnfin\_ignore\_pins**

Instructs the read -format xnf command to leave unconnected the given Xilinx component pin names.

Default value for this variable is GTS, GSR, GR.

### **xnfout\_clock\_attribute\_style**

Controls the style in which the write -format xnf command writes XNF netlist timing constraints.

Default value for this variable is CLK\_ONLY.

### **xnfout\_constraints\_per\_endpoint**

Specifies the number of constraints the write -format xnf command will write out for each endpoint in the design for a constraint type. An endpoint is either an output port or an input pin to a sequential element.

Default value for this variable is 50.

**xnfout\_default\_time\_constraints**

Instructs the write -format xnf command (when set to true, the default) to write out default time constraints for the paths in the design that are not covered by a specific path timing constraint.

Default value for this variable is true.

**xnfout\_library\_version**

Instructs the write -format xnf command to write out the LIBVER= attribute with this string, on symbol records.

Default value for this variable is "".

**xterm\_executable**

Specifies the path to an xterm program spawned to run Synopsys analysis tools (for example, RTL Analyzer or BCView). The default is xterm.

Default value for this variable is xterm.