





The JUNCTION FIELD EFFECT TRANSISTOR (JFET)

- n channel JFET
- p channel JFET



(a) *n* channel




(b) *p* channel




The BIASED JFET

- VDD provides a drain-to-source voltage and supplies current from drain to source
- VGG sets the reverse-biased voltage between gate and source
- JFET is always operated with the gate-source pn junction reverse-biased.
- the gate current $I_G = 0$
- Input resistance
 $R_{in} = V_{GG} / I_G = \text{infinite ohm}$
- Typical JFET has R_{in} is hundred of mega-ohm
- JFET is in application where a high input impedance is required
- one of the most importance of JFET is the source follower





JFET schematic symbols






DRAIN CURVES

- The maximum drain current out of JFET occurs when the GATE-SOURCE voltage is zero
- The drain current is almost constant in the region between V_P and $V_{DS}(\max)$
- If the drain voltage is too large, the JFET breaks down
- JFET acts like current source when it is operating along the almost horizontal part of the drain curve.
(between minimum of V_P and maximum of $V_{DS}(\max)$)
- The minimum voltage of V_P is called *PINCHOFF* voltage
- The maximum voltage $V_{DS}(\max)$ is called *breakdown* voltage
- Between *PINCHOFF* and *breakdown* the JFET acts like current source with the value of I_{DSS} .
- I_{DSS} stands for the current from drain to source with shorted gate [$V_{GS}=0$]
- **The OHMIC region**
- The almost vertical part of the drain curve is called OHMIC region, that
equivalent to the saturation region of bipolar transistor





- When operated in the OHMIC region, the JFET acts as small resistor with the value is **$R_{DS} = V_P / I_{DSS}$**

• DRAIN CURVES





VGS controls ID





Cutoff Voltage

- The value of V_{GS} that makes I_D approximately zero is the cutoff voltage, $V_{GS(off)}$.
- The JFET must be operated between $V_{GS}=0$ V and $V_{GS(off)}$

Comparison of Pinch-off and cutoff


- V_p is the value of V_{DS} at which the drain current becomes constant and is always measured at $V_{GS}=0$
- V_{GS} and V_P are always equal in magnitude but opposite in sign.
- Data sheet usually will give either $V_{GS(off)}$ or V_P but not both



JFET TRANSFER CHARACTERISTIC


- Remember $I_D=0$ when $V_{GS}=V_{GS(off)}$ and
- $I_D=I_{DSS}$ When $V_{GS}=0$

e





$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_{GS(off)}} \right)^2$$





Example#3:

The data sheet of JFET 2N5459 indicates that typically $I_{DSS}=9$ mA and $V_{GS(off)}=-8V$ (maximum). Determine the drain current for $V_{GS}=0V$, $-1V$, and $-4V$.

Solution:


JFET FORWARD TRANSCONDUCTANCE

The forward transfer conductance g_m is the change in drain current (ΔI_D) for a given change in gate-to-source voltage (ΔV_{GS}) with the drain-to-source voltage constant. It is expressed as a ratio and has the unit of siemens (S)

$$g_m = (\Delta I_D) / \Delta V_{GS}$$



- Data sheet normally gives the value of g_m measured at $V_{GS}=0$ (g_{m0})
- Given g_{m0} then calculate g_m at any point on the transfer characteristic curve, using the following formula:
 $g_m = g_{m0} (1 - V_{GS} / V_{GS(off)})$
- If value of g_{m0} is not available, then calculate g_{m0} as following:
 $g_{m0} = 2I_{DSS} / |V_{GS(off)}|$





• INPUT RESISTANCE AND CAPACITANCE:

$$R_{IN} = | V_{GS} / I_{GSS} |$$

Example#5:

A certain JFET has an I_{GSS} of 2 nA for $V_{GS} = -20V$. Determine the input resistance

Solution:

$$R_{IN} = | V_{GS} / I_{GSS} | = 10000 \text{ MegaOhm}$$

• DRAIN-TO-SOURCE RESISTANCE

$$r_d = \Delta V_{DS} / \Delta I_D$$

$$V_{GS} = V_G - V_S = 0 - I_D R_S$$

$$V_{GS} = -I_D R_S$$

JFET BIASING


• SELF-BIAS

• For p-channel:


$$V_{GS} = +I_D \times R_S$$

$$V_D = V_{DD} - I_D R_D$$

$$V_{DS} = V_D - V_S = V_{DD} - I_D (R_D + R_S)$$



(a) n channel



(b) p channel



Example#6: For the circuit shown, find V_{DS} and V_{GS} , given that $I_D = 5\text{mA}$

Solution

$$V_S = I_D R_S = (5\text{ mA})(470\ \Omega) = 2.35\text{ V}$$


$$V_D = V_{DD} - I_D R_D = 15\text{ V} - (5\text{ mA})(1\text{ k}\Omega) = 15\text{ V} - 5\text{ V} = 10\text{ V}$$

Therefore,

$$V_{DS} = V_D - V_S = 10\text{ V} - 2.35\text{ V} = 7.65\text{ V}$$

Since $V_G = 0\text{ V}$,

$$V_{GS} = V_G - V_S = 0\text{ V} - 2.35\text{ V} = -2.35\text{ V}$$







Voltage-Divider Bias

- $V_S = I_D \times R_S$ or $I_D = V_S / R_S$
- $V_{GS} = V_G - V_S$
- $V_S = V_G - V_{GS}$
- $I_D = V_S / R_S = (V_G - V_{GS}) / R_S$

Example#8:

Determine I_D and V_{GS} for the JFET with voltage divider shown. Given that $V_D = 7V$.

Solution:






Graphical Analysis of a JFET with voltage divider bias For $I_D=0$

$$V_S = I_D \times R_S = 0V$$

$$V_{GS} = V_G - V_S = V_G$$

For $V_{GS}=0$

$$I_D = (V_G - V_{GS}) / R_S = V_G / R_S$$





Determine the Q-point for the JFET with voltage-divider bias in Figure 8–26(a), give the transfer characteristic curve in Figure 8–26(b).

Solution First, establish the two points for the bias line.

For $I_D = 0$,

$$V_{GS} = V_G = \left(\frac{R_2}{R_1 + R_2} \right) V_{DD} = \left(\frac{2.2 \text{ M}\Omega}{4.4 \text{ M}\Omega} \right) 8 \text{ V} = 4 \text{ V}$$


The first point is at $I_D = 0$ and $V_{GS} = 4 \text{ V}$.

For $V_{GS} = 0$,


$$I_D = \frac{V_G - V_{GS}}{R_S} = \frac{V_G}{R_S} = \frac{4 \text{ V}}{3.3 \text{ k}\Omega} = 1.2 \text{ mA}$$

The second point is at $I_D = 1.2 \text{ mA}$ and $V_{GS} = 0$.

The load line is drawn in Figure 8–26(b), and the Q-point values of $I_D = 1.7 \text{ mA}$ and $V_{GS} = -2 \text{ V}$ are picked off the graph, as indicated.



(a)



(b)

FIGURE 8-26



THE METAL OXIDE SEMICONDUCTOR FET (MOSFET)



- The D-MOSFET can be operated of two modes:

1. The depletion mode
2. the enhancement mode

Sometimes called

Depletion enhancement MOSFET


- Either positive or negative Gate voltage can be applied
- Depletion mode: when negative gate-to-source voltage is applied.
- enhancement mode: when positive gate-to-source voltage is applied.
- Generally operate in the depletion mode






Enhancement MOSFET (E-MOSFET)

- Operates only in the enhancement mode




Schematic symbols: (a) n -channel; (b) p -channel.

- N-channel required positive gate-to-source voltage
- P-channel required negative gate-to-source voltage
- Equation transfer characteristic curve differs from that of JFET and D-MOSFET



(a) *n* channel



(b) *p* channel

D-MOSFET transfer characteristic curves.



Example:


For a certain D-MOSFET, $I_{DSS} = 10 \text{ mA}$ and $V_{GS(off)} = -8 \text{ V}$.

1. Is this an n-channel or p-channel?
2. Calculate I_D at $V_{GS} = -3 \text{ V}$
3. Calculate I_D at $V_{GS} = +3 \text{ V}$


Related Exercise:

For a certain D-MOSFET, $I_{DSS} = 18 \text{ mA}$ and $V_{GS(OFF)} = +10 \text{ V}$

1. Is this an n-channel or p-channel?
2. Calculate I_D at $V_{GS} = +4 \text{ V}$
3. Calculate I_D at $V_{GS} = -4 \text{ V}$



(a) *n* channel



(b) *p* channel

E-MOSFET transfer characteristic curves.



Enhancement MOSFET (E-MOSFET) continue

- The equation for the E-MOSFET transfer characteristic is:

$$I_D = K (V_{GS} - V_{GS(th)})^2$$

- the constant K depends on the particular MOSFET
- Can be determined from data sheet by taking the specified value of I_D , called $I_D(ON)$ at the given value of V_{GS}

Example:

The data sheet of a 2N7008 E-MOSFET gives $I_D(ON)=500$ milliAmp at $V_{GS}=10$ V and $V_{th}=1$ V . Determine the drain current for $V_{GS}=5$ V.

Solution:



Related Exercise:

The data sheet of a 2N7008 E-MOSFET gives $I_{D(ON)}=100$ milliAmp at $V_{GS}=8$ V and $V_{GS(th)}=4$ V . Determine the drain current for $V_{GS}=6$ V.

HANDLING Precautions:

- All MOS devices are subject to damage from electrostatic discharge (ESD)
- MOS devices should be shipped and stored in conductive foam
- All instruments and metal benches used in assembly or test should be connected to earth GND.
- The assembler's or handler's wrist should be connected to earth GND with the length of wire and a high value series resistor.
- Never remove an MOS device from the circuit while power is ON
- Do not apply signals while the DC power is OFF




MOSFET BIASING

1. D-MOSFET Biasing


The circuit MOSFET with zero bias shown.

$$V_{GS} = 0 \text{ and } I_D = I_{DSS}$$

$$V_{DS} = V_{DD} - I_{DSS} \times R_D$$



The purpose of R_G in the second is to accommodate an ac signal input by isolating it from GND. Since there is no dc gate current, R_G does not affect the zero gate-to-source bias.






Example:

Determine the drain-to-source voltage in the circuit shown.
The MOSFET data sheet gives $V_{GS(off)} = -8\text{ V}$ and $I_{DSS} = 12\text{ mA}$

Solution:

$$V_{DS} = 10.6\text{ V}$$





Example:

Determine V_{GS} and V_{DS} in the circuit shown.

The data sheet for this particular MSFET minimum value of $I_{D(on)} = 500$ milliA at $V_{GS} = 10V$ and $V_{GS(th)} = 1V$.

Solution:

$$V_{GS} = (R_2 / (R_1 + R_2)) \times V_{DD} = 3.13V$$

Find K :

$$K = I_{D(on)} / (V_{GS} - V_{GS(th)})^2 = 6.17 \text{ milliA/V}^2$$

Calculate I_D :

$$I_D = K(V_{GS} - V_{GS(th)})^2 = 28 \text{ milliA}$$

$$V_{DS} = V_{DD} - I_D \times R_D = 10.8V$$

