



The Raven chip:

First-time silicon success with qflow and efabless

Tim Edwards
Mohamed Kassem
efabless





The Raven chip: First-time silicon success with qflow and efabless

The Challenge:

Design and verify a working microprocessor SoC in < 3 months. Validate first-time silicon success.

Requirements:

Chip to be simulated and layout drawn with all open-source tools.

All software, firmware, and hardware to be open source.

Chip must demonstrate function of a set of digital and analog IP.

Test board PCB design, BOM, and USB driver to be open source

Final design to be placed in efabless catalog and in github

Design becomes a reference design to be customized by other platform users.

The starting point:

The PicoRV32 RISC-V core by Clifford Wolf

Fully open source under generous license

Available for download from github

Packaged with a reference SoC implementation with UART and SPI flash driver

Packaged with instructions for obtaining and installing the RISC-V gcc cross-compiler (for RV32IMC)

Packaged with example C code and testbenches

"Because Instruction Sets Want To Be Free"




Modifications to verilog source needed:

SRAM pulled out of core module

Parameters adjusted for 1k words (4kB) SRAM

Memory mapping for analog IP

GPIO controls extended for general-purpose digital I/O cell



The target process:

X-Fab XH018

Base MOS LP (low power) option

6 metal stack (5 standard route layers, 1 thicker top metal)



The proprietary parts:

X-Fab digital standard cells

X-Fab padframe I/O (3.3V with both 3.3V and 1.8V core)

X-Fab analog IP

X-Fab SRAM (from memory compiler)

Can a design have proprietary IP and still be called "open hardware"?

To be continued. . .

The platform:



https://efabless.com

The efabless platform provides a way to present the open source tools configured for real foundry processes.

efabless has installed custom PDKs for X-Fab XH035 and XH018.

efabless requires registration, approved manually, to satisfy ECCN rules and help protect foundry proprietary data.

The platform consists of a web interface including a marketplace catalog, and a design platform which is a virtual CentOS machine.

The platform is free to use as a sandbox for experimenting with designs.

The Open Galaxy open source software environment:

Electric

https://www.staticfreesoft.com

ngspice


http://ngspice.sourceforge.net


Icarus verilog

http://iverilog.icarus.com

GTKwave

http://gtkwave.sourceforge.net





Custom scripts and tools on the platform

Open Circuit Design tools http://opencircuitdesign.com

Open Circuit Design tools:



http://opencircuitdesign.com/magic

Read/write LEF, DEF, GDS


Interactive DRC

Interactive and batch Tcl scripting


Device and parasitic extraction, SPICE netlisting

Interactive wiring

Tcl-based PDK




The Magic PDK:



Device list for XH018

Tcl-scripted device generators



Open Circuit Design tools:

Netgen (version 1.5) http://opencircuitdesign.com/netgen

LVS tool

Compares SPICE and verilog netlists

Device (e.g., resistor) network matching


Hierarchical matching

Property matching

Property expression evaluation

Pin name matching

Open Circuit Design tools:



http://opencircuitdesign.com/qflow


Qflow (stable version 1.3) digital synthesis:

Flow comprised of "mix and match" tools

Current tools handle designs of up to ~30k gates

Current tools understand layout practices at ~65nm and above

Easily synthesizes, analyzes, and routes the Raven SoC core



Qflow scripts:

Netlist manipulation (BLIF, verilog, SPICE, SPEF)

Resize gates

Add clock tree

Reduce fanout


Reduce density


Add power buses

Arrange pins

GUI

(coupled with placement, unlike other tools)






What is Open Layout?

Mask-geometry layout is foundry proprietary.

How can you design an entire chip and submit to the foundry for fabrication without signing an NDA, purchasing commercial tools, and installing PDKs?


All cells at the transistor level are abstracted views using information from the corresponding LEF files.

3.3V ADC, Original vendor layout:



(Layout blurred to protect the identity of the victim)


3.3V ADC, Abstracted layout (from LEF view):



Part 1: SoC Synthesis

Large design, needs 5 route layers + 6th thick metal for power

Reduce density to ensure route success.



Part 2: Housekeeping SPI synthesis

3.3V digital standard cells

Accesses critical functions:


Core 1.8V power supply Crystal oscillator enable Clock multiplier enable CPU trap signal

Generates signals:

CPU reset

IRQ event


Vendor/Product IDs Metal mask programmed




Part 3: Custom Analog Cells

Analog Multiplexers

Level Shifters
Go to/from 1.8V and 3.3V circuits



Padframe voltage domain splitter




Part 4: Process-compatible X-Fab cells

Six metal layer stack variants:

1.8V Regulator

Crystal Oscillator




Part 5: Chip top-level assembly with Magic


All top-level wiring done with Magic interactive wiring tool Manual top-level floorplanning

SRAM has no other view than the abstracted one.

Abstracted view:



GDS view (except for SRAM):



Part 6: Top-level verification

Simulation:


Simulation testbenches written in C and verilog. Makefile generates hex file from C code.

Simulate with iverilog

View waveforms with GTKwave

One testbench program for each system function to validate.

Analog blocks have behavioral verilog with real-valued I/O to enable full-chip simulation



DRC

Subcells assumed validated. DRC only looks at the top level wiring and interactions with abstracted subcells.

LVS

Abstracted subcells are "black boxes"


Part 7: Tape-out

GDS generated with Magic running in batch mode.

GDS is proprietary; GDS generation is not a user-accessible tool on the efabless platform.

Foundry (X-Fab) runs its own DRC for sign-off verification


Shuttle run is slow (5 months) and limited (two process variants, 4- and 6-metal back-end stacks)



Raven chip die photo


Standard packaging (QFN-48), outsourced.


Wire bond diagram is open source on github.



Part 8: Designing the test board with gEDA's Pcb

Open source, of course: http://pcb.geda-project.org





Board is designed for characterization, not for ease of use.


Part 9: Test environment with Tclftdi http://opencircuitdesign.com/tclftdi

Tool uses the same interactive/batch methods as Magic, netgen, etc.

Tool uses libftdi (or FTDI's D2XX) libraries for communicating with the on-board FTDI chip, which communicates with the SPI flash and the Raven housekeeping SPI.

Assembled test board

```
tkcon 2.3 Main
File Console Edit Interp Prefs History Help
loading history file ... 48 events added
Confirmed SPI flash is a Cypress 128MB device
SPI Flash commands:
write_flash ftdi0 <hexfile> [<doerase> [<debug>]]
erase_flash ftdi0
flash_check ftdi0
enable quad ftdi0
set_latency ftdi0 <value>
Tclftdi version 1.0 (February 2012)
Main console display active (Tcl8.6.3 / Tk8.6.3)
(test) 49 % ftdi::write_flash ftdi0 raven_demo_full_test.hex
Starting erase cycle, please wait (takes approx. 1 min.). . .
Erase cycle finished. Starting programming.
Address 1049169 validated byte 255
Finished writing data to flash.
(test) 50 %
```



Tclftdi running with script for flash access and programming

Part 10: Testing

Demonstration program written in C and compiled with gcc from the raven "standalone" version in the git repository:

https://github.com/efabless/raven-picorv32

Demo program shows flash SPI modes, DAC and ADC operation, RC oscillator, and GPIO functions (via LEDs).

```
tkcon 2.3 Main
File Console Edit Interp Prefs History Help
loading history file ... 48 events added
Confirmed DUT is efabless Raven
Raven housekeeping SPI commands:
 reset ftdi0 [pulse|on|off]
 interrupt ftdi0 [pulse|on|off]
 set_clock ftdi0 [external|internal]
 powerup ftdi0
 powerdown ftdi0
 get_trap ftdi0
 raven_check ftdi0
Tclftdi version 1.0 (February 2012)
Main console display active (Tcl8.6.3 / Tk8.6.3)
(test) 49 % get_trap ftdi0
(test) 50 %
```

The Raven board running 100 MHz core clock



26.8mA (88mW)

Tclftdi running with script for Raven housekeeping SPI access

Current tool and platform limitations:

No IR drop analysis

No dynamic power estimation (or static, but that's easier)

No electromigration analysis

DRC rules at 90nm feature size and lower get increasingly difficult

Run-length rules not handled in the router

Handling of non-standard cell macros is a work in progress

Top-level routing is feasible but still a work in progress

No timing-aware synthesis

Practical size limitation of about 50k gates

Certain standard cell libraries generate lots of DRC errors

No DFT (scan chain insertion, ATPG)

Future tool and platform development:

Looking to ABK Open Road for large designs and cutting-edge technologies

https://github.com/abk-openroad

qflow version 1.4 under development

OpenSTA and OpenTimer integration done

Move from BLIF netlists to verilog

Hard macro handling and top-level routing (in progress)

Starting work on DFT in qflow Based on Atalanta ATPG

Additional foundry process PDKs under development at efabless

Work on XH018, XH035 support for OpenRAM (one less proprietary block)

https://github.com/VLSIDA/OpenRAM

Conclusions:

End-to-end open source hardware is possible, although transistor level descriptions (i.e., GDS) remain elusive without open foundries

On mature process nodes (e.g., 0.18µm), using best practices and reasonable margins, open source EDA tools are capable of making production–grade chips

First-time silicon success is possible with open source EDA tools

Community involvement makes open source happen

Go forth and code!

Go forth and design! https://efabless.com/toolbox/design

https://github.com/efabless/raven-picorv32

This presentation was written with xcircuit http://opencircuitdesign.com/xcircuit