The World's First Commercially-Available Stream Processor: Architecture, Algorithms and Benchmark Results

Simon McIntosh-Smith

ClearSpeed Technology, Ltd. Email Address: <u>simon@clearspeed.com</u>

Ron Bell

AWE - Aldermaston Email Address: <u>ron.bell@awe.co.uk</u>

Abstract:

This briefing describes new applications for ClearSpeed's CS301 device, the first commercially available stream processor. Launched in October 2003, the CS301 is an ultra-high performance next-generation Single-Instruction/Multiple-Data (SIMD) stream processor, delivering 25 GFLOPS and 12.8 GMACS at 1.8 Watts. The CS301's low-power, Multi-Threaded Array Processor (MTAP) architecture scales to hundreds and ultimately thousands of processing elements, each with both floating point and integer hardware, capable of data parallel processing on image and signal processing applications as well as for compression, encryption, search, and general sensor processing applications. The processor is supported by a flexible development environment, including assembly language and C-based language support, as well as a cycle accurate simulator, with plans to develop industry standard API Libraries such as L3 BLAS and FFTW. This new class of stream processor has been shown to provide ten to one hundred times the overall performance of PowerPC or Pentium-based architectures, especially when performing image and signal processing functions, such as FFTs or filters. In general, the architecture has been shown to provide significant throughput, size, and power advantages for embedded processing applications.

AWE Aldermaston has been investigating potential uses for CS301-class processors in its key algorithms and applications. AWE further optimised fast math library routines on the CS301 for SGEMM – a single precision floating point matrix multiply, verifying the CS301's recordbreaking math performance. AWE took matrix multiply from 5 GFLOPS sustained to over 12 GFLOPS sustained on a single CS301. AWE is performing ongoing work exploring the acceleration potential of the CS301 for several in-house and 3^{rd} party scientific codes, such as DL-POLY.

CS301-based accelerator boards having been shipping since January 2003 and multiple algorithms have been ported, with more underway. A dual-processor PCI-based development card is available from ClearSpeed, providing a total of 50 GFLOPS of compute performance, for a total maximum power consumption for the board of 10 Watts. Single systems containing up to 5 boards have been demonstrated for a total compute of 500 GFLOPS and capable of 1 Million FFTs per second (1K complex single precision floating-point). This level of compute density has never before been commercially available, with the CS301 delivering more than 10 GFLOPS per Watt.

Report Documentation Page					Form Approved OMB No. 0704-0188		
Public reporting burden for the col maintaining the data needed, and co including suggestions for reducing VA 22202-4302. Respondents sho does not display a currently valid (llection of information is estimated to completing and reviewing the collect g this burden, to Washington Headqu uld be aware that notwithstanding ar OMB control number.	o average 1 hour per response, inclu ion of information. Send comments arters Services, Directorate for Info ay other provision of law, no person	ding the time for reviewing ins regarding this burden estimate mation Operations and Reports shall be subject to a penalty for	tructions, searching exis or any other aspect of th s, 1215 Jefferson Davis r failing to comply with	ting data sources, gathering and its collection of information, Highway, Suite 1204, Arlington a collection of information if it		
1. REPORT DATE 01 FEB 2005		2. REPORT TYPE N/A		3. DATES COVE	RED		
4. TITLE AND SUBTITLE				5a. CONTRACT	NUMBER		
The Worlds First Commercially-Available Stream Processor:					5b. GRANT NUMBER		
Architecture, Algo	rithms and Benchm		5c. PROGRAM ELEMENT NUMBER				
6. AUTHOR(S)		5d. PROJECT NUMBER					
					5e. TASK NUMBER		
			5f. WORK UNIT NUMBER				
7. PERFORMING ORGANI ClearSpeed Techno	ZATION NAME(S) AND AE ology, Ltd.	8. PERFORMING ORGANIZATION REPORT NUMBER					
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S) 11. SPONSOR/MONITOR'S REPORT NUMBER(S)			
12. DISTRIBUTION/AVAIL Approved for publ	LABILITY STATEMENT I ic release, distributi	on unlimited					
13. SUPPLEMENTARY NO See also ADM0000 Embedded Compu contains color imag	ottes 11742, HPEC-7 Volu ting (HPEC) Works ges.	me 1, Proceedings o shops, 28-30 Septem	of the Eighth Ann ber 2004 Volume	ual High Per e 1., The origi	formance nal document		
14. ABSTRACT							
15. SUBJECT TERMS							
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF	18. NUMBER	19a. NAME OF		
a. REPORT unclassified	ь. ABSTRACT unclassified	c. THIS PAGE unclassified	ABSTRACT UU	ABSTRACT OF PAGES RESPONSIBLE PERS			

Standard Form 298 (Rev. 8-98) Prescribed by ANSI Std Z39-18 In the first half of this briefing ClearSpeed will present performance results from the numerous algorithms and applications that have or are being ported to the CS301 stream processor. These include numerous sizes of FFTs and FIR filters which efficiently utilize the architecture and floating point per PE hardware to gain exceptional performance at very low power dissipation levels. We will include an update on improvements to work previously announced jointly with Lockheed Martin at HPEC03 on pulse compressions for radar (FFT – Complex Multiply – IFFT). The results to be reported are significantly higher than other industry standard processing and DSP platforms. New work on other transforms, such as DCTs, will also be presented. In addition, results from work to develop a Level 3 BLAS (Basic Linear Algebra Subprograms) library will be reported, including performance of certain vector and matrix operations, such as matrix multiplication and matrix inversion, including descriptions of the algorithms required on this high-performance, highly parallel architecture.

In the second half of this briefing AWE Aldermaston will present its work to benchmark the CS301. The briefing will include descriptions of optimizations to a fast matrix multiply algorithm for the MTAP streaming architecture, improving performance from 5 GFLOPS to over 12 GFLOPS on the CS301. AWE will also describe its investigations into using the CS301 to accelerate certain applications used in-house, such as the materials science code DL-POLY.

ClearSpeed





ClearSpeed's CS301: The World's First Commercially-Available Stream Processor

Architecture, Algorithms and Benchmark Results

Simon McIntosh-Smith Dairsie Latimer Ron Bell Stephen Hudson simon@clearspeed.com dairsie@clearspeed.com ron.bell@awe.co.uk stephen.hudson@awe.co.uk

CS301 Processor



- Multi-threaded Array Processing
 - Programmed in high-level languages
 - Hardware multi-threading
 - Enables simultaneous data streaming and computation for latency tolerance
 - Run-time extensible instruction set
- Array of Processors Elements
 - PEs are VLIW cores
 - Flexible data parallel processing
 - Built-in PE fault tolerance, resiliency
- High performance, low power
 - 10 GFLOPS/Watt
- Multiple high bandwidth I/O channels

CS301 Processing Elements



Each PE is a VLIW processor:

- Multiple execution units
 - Floating point adder
 - Floating point multiplier
 - Divide/square root unit
 - Fixed point MAC 8x8->16+48
 - Integer ALU with shifter
 - Load/store
- High-bandwidth, 5-port register file (3r, 2w)
- Closely coupled 4KB SRAM for data
- High bandwidth per PE load/store (PIO)
- Per PE address generator
 - Complete pointer model, including parallel pointer chasing and vectors of addresses

ClearSpeed

32-bit IEEE 754

CS301-based development board



- 2 chip board 50 GFLOPS peak @ 10W total
- 200K FFTs/s (1K complex single precision IEEE754)
- Up to 1GB DRAM for local processing
- Shipping since 1Q04
- Single slot width full-size PCI card

Any applications with significant *data parallelism*:

- Fine-grained vector operations
- Medium-grained unrolled independent loops
- Coarse-grained multiple simultaneous data channels/sets

Example applications and libraries include:

- Math libraries BLAS, LAPACK (→ Matlab, Maple, …)
- Chemistry GROMACS, CHARMM, BLAST, DLPOLY, ...
- Computational finance Monte Carlo, genetic algorithms
- Intelligent systems artificial neural networks
- Signal processing FFT (1D, 2D, 3D), FIR
- Simulation CFD, N-body, Finite Element
- Image processing filtering, image recognition, DCTs

Software Development Kit (SDK)

- C compiler, assembler, libraries, visual debugger, etc.
- CS301-based development boards
- Available for Linux and Windows



	and the second party second and the	0.4 00			BC.		
A			THE PARTY AND	Auguto - and		170	
	NAME AND ADDRESS OF A DRESS OF A		4 A		Ineses I Law	farme 1 me	1.00.1.00
and a lot	Status 1981 (Mail - Bill) Silvid () Inclused by and other contempt		3.8	44904	100.104.0	1 /144	And I be
	Barrias 2007 1 (Ball 1 Boll) / Break		3 . 0		Cash Links A	A 844	1000 2000
- I I I I I I I I I I I I I I I I I I I	Period MD 200		3		ALC: N	4 1.44	10.01
			4			Acres and	
-	If bother a harrow to yest me townerve meditor for a pres 10.9 monitorie		4 10		10.00	Annal Annal	
12			4 94		and a second second		
	will an implementation tion a grin from et 1		5.74	10.0404	100.000	487 1188	110 108
	14146 (Pb 1 ph - 6.00)		3		Canada .	101 111	110 1
			3-0		Barrage	20121.001	
			A . C		10.000	87. 775	101 101
-	of the new part of the bolk to him to the destroy uncount much beauties the	and the second second	and the second second			11 Ph	
		1.1		A		2-12-	
15	and the second of the second states and the second states				Concession of the local division of the loca	- 12-	
	picy on recently of but IV duty a horsense maket of commonst	10.00			Berlins 1	A	
	tor by	100			ALC: UNK	ant. 4.42	444 6.44
	And they don't have been				AL. 1844	A	
					10000	M 26-	111
	27 ded bigs prigro regulations packs in our annual result in				. 21 2 22	31 84	. 10
- 1 - 1	Free of the second second second second second second by					3 55	1000 000
	bian kat		and the aid field frame?	Conclusion: Property	Barrow I	mail. 44	
- E -			111111		and the second s	108	1.00
12.	TAXABLE F. B.		manual No.		and taken in the second	area and be	
	Terrana 7 Ar		tel magnel		ani colta	creat adopt	0-mil
- F +							Clear
1.2	" how op to pay home the park process rate and another the particulation of the						
	substant with her "		and a second				
	No. 15. 4 Mar. 2 Mar. 200		1.1.2.0.0.0				
- 1 C	14 Mart Company and and 17 res and 14 and and how persons and the		phone of some				
	(* mank hit has 14 the roomstanting roomst on as any "it		And Descent			a good broom	
	in meranderstering, plaints		1. 2		****	12.03+1	10 10 100
	of Frank control to the bear of the dealers of the second test. To temperate to					and the second	The second second
			and the second second		ince in	the second second	
					1000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	And B. C. Strategie and Strategies of Concession of				and the second second		
	of the second to the second to the				171000		
TO DE LA COMPANY	man + 1 1 10 * comp + prove + 41		a server		 Enclose 	S ()	Completion and the second
	4464 F 16		A 4 4 A	W 7 10 10 10	a la hanna		
				The second			Comment Summer
			the set in the	and the second	-	1000	
	with the second of the second		1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -				
	1						
-	of the sold hold of the proping container recognize, records income up the the		1 DO 101	- E2-61		100	
Sec. 2.	In the sea one as a time and proving the reports	- ALC	Barthand				
12-							
	Canada Catala (Intel						
	and the set						
	The Fire and						
	Parat the memories						
111 1	Print Kat Dot						
	Prosp Kini (krs)						
	Brand Wint But						

Applications and libraries under development

- Math L3 BLAS, LAPACK
- DSP FFTs (1D, 2D, 3D)
- Bio/Chemistry GROMACS, DLPOLY, DockIt
- Financial random number generation, Monte Carlo

Porting Code

```
void daxpy(double *c, double *a, double alpha, uint N) {
  uint i;
  for (i=0; i<N; i++)
    c[i] = c[i] + a[i]*alpha;
}</pre>
```



```
void daxpy(double *c, double *a, double alpha, uint N) {
    uint i;
    poly double cp, ap;
    for (i=0; i<N; i+=num_pes) {
        memcpym2p(&cp, &c[i+pe_num], sizeof(double));
        memcpym2p(&ap, &a[i+pe_num], sizeof(double));
        cp = cp + ap*alpha;
        memcpyp2m(&c[i+pe_num], &cp, sizeof(double))
}</pre>
```

ClearSpeed-AWE Joint Investigation



- Chemistry codes: DLPOLY (Molecular Dynamics)
 - Owned by UK Daresbury Lab, heavily used at AWE
 - Widely used in academia and industry
 - 91% of CPU in 5 relatively small routines
 - One of these (forces) calls the other 4 to compute forces on all atoms
 - "forces" called once per time step
 - Data needing to be returned by "forces" from CS to host relatively small
 - Calculation for each atom is independent
- Matrix Multiply Benchmark (SGEMM)
 - CS301 single precision code started at ~20% efficiency
 - AWE helped CS restructure code to give 12 GFLOPS 47%
 - Performance verified by AWE on CS301 hardware
 - Next-generation processor from ClearSpeed significantly increases this performance – "Avebury"

ClearSpeed





ClearSpeed's CS301: The World's First Commercially-Available Stream Processor

Architecture, Algorithms and Benchmark Results

Dairsie Latimer Simon McIntosh-Smith Ron Bell Stephen Hudson dairsie@clearspeed.com simon@clearspeed.com ron.bell@awe.co.uk stephen.hudson@awe.co.uk

A Better Approach: ClearSpeed's CS301 Processor



- Multi-threaded Array Processing
 - Programmed in high-level languages
 - Hardware multi-threading
 - Enables simultaneous data streaming and computation for latency tolerance

2

- Run-time extensible instruction set
- Array of Processors Elements
 - PEs are VLIW cores
 - Flexible data parallel processing
 - Built-in PE fault tolerance, resiliency
- High performance, low power
 - 10 GFLOPS/Watt
- Multiple high bandwidth I/O channels

CS301 Based Development Board



- 50 GFLOPS peak @ 10W maximum
- 200K FFTs/s (1K complex single precision IEEE754)
- Up to 1GB DRAM for local processing
- Single slot width full-size PCI card
- In evaluation use since early 2004

ClearSpeed AWE Joint Investigation



Chemistry codes: DLPOLY (Molecular Dynamics)

- Owned by UK Daresbury Laboratory
- Widely used within AWE, also academia & industry
- 91% of CPU time in 5 small routines
- One calls the other 4 to compute forces on all atoms
- Forces called once per time step
- Small amount of data returned by forces from CS to host
 Calculation for each atom is independent

Matrix Multiply Benchmark (SGEMM)

- CS301 single precision code started at ~20% efficiency
- AWE/CS code restructuring gave 12 GFLOPS 47%
- Performance verified by AWE on CS301 hardware
- "Avebury" significantly increases this performance



ClearSpeed



Extremely Cool, Extremely Fast

Intrigued? Visit our poster outside