

On Exploring Algorithm Performance Between Von-Neumann and VLSI Custom-Logic Computing Architectures

> Tiffany M. Mintz James P. Davis, Ph.D.



UNIVERSITY OF

UNIVERSITY OF

SOUTHOAROLINA


SOUTHCAROLINA

VLSI Systems Design Lab Computer Science and Engineering





Statement of Research


- Explore the differences between microprocessor-based, and custom-VLSI logic-based, computing system models.
- Compare the difference in execution between microprocessor computing and custom logic computing architectures, using a set of benchmark algorithms.
- Write/select assembler programs that execute on a standard microprocessor (the Motorola 68000), and create corresponding custom logic architectures and designs for these same algorithms using an appropriate VLSI design method.
- Examine the differences in algorithmic processing between the two classes of computing architectures.
- Draw conclusions about the nature of algorithm processing between the two computing architecture models—the "old" and the "new".




General Microprocessor Architecture








Exploring a VLSI Systems Architecture



Process starts with abstract description of algorithmic behavior written in C or some other language, with no timing info.

- Task #1: Compile source code into intermediate format, for example, control-flow graph, dataflow graph.
- Task #2: schedule data operations to occur on specific control cycles, determined by clocking.
- Task #3: allocate data operations to RTL components implied by use of language operators <+, -, *...>.
- Task #4: bind specific operations to individual RTL components, to construct complete circuit topology.
- We look for efficient architectures that speed up computation with minimal use of resources. This involves trading off speed versus resource usage.


SOUTH AROLINA



SOUTHOAROLINA

VLSI Systems Design Lab

smoutor Science and Engineer



Benchmarking the Architecture Models

Using a 68000 microprocessor:


- A well-understood CPU model, as the micro is now 20 years old.
- Used in CSCE 313 class for embedded systems design.
- Select a set of baseline programs representing standard algorithms that have been studied in the past.
- Using the cycle counts for each instruction, tally up the total cycles for the program, given the initial data elements defined for the benchmark programs (cf. MacKenzie, 1995).


Using the ASM design method:

- A well-understood custom logic design method, having been used for almost 30 years.
- Used in CSCE 491, 611 classes for custom logic VLSI design.
- Follow the same program algorithms, using RTL macro operations in place of 68000 instructions, yet inserting scheduling and clocking for synchronization.
- Count the number of discrete states visited during the logic execution, given the same data elements defined for the baseline programs.

UNIVERSITY OF


SOUTHOAROLINA






UNIVERSITY OF

SOUTHOAROLINA






The SORT Benchmark - 68K

0000000	1	*****	*******	********	* * * * * * * * * * * * * * * * * * * *
0000000	2	* SORT.	SRC		
0000000	3	*****	********	********	* * * * * * * * * * * * * * * * * * * *
0000000 =00008000	4	CODE	EQU	\$8000	program starts at \$800
0000000 =00009000	5	DATA	EQU	\$9000	data starts at \$9000;
0000000	6				
00008000	7		ORG	CODE	program at \$8000;
00008000 207C 00009000	8			#BYTES,AO	
00008006 3E3C 0004	9		MOVE.U	#COUNT-1,D7	
0000800Å 6102	10		BSR.S	SORT	
0000800C 4E4E	11		TRAP	#14	
0000800E	12				*****
0000800E	13				
0000800E 0000800E	14 15	* SORT *	ascendir	IG SURI OF 8-	bit signed bytes
0000800E	15	*	ENTER	A0 = addres	
0000800E	10	*	ENTER	D7 = length	
0000800E	18		*********		01 11SC
0000800E 2248	19	SORT	MOVEA.L		;save pointer
00008010 2049	20	LOOP2	MOVEA.L		reset pointer
00008012 4245	21		CLR.W	D5	use D5 as SWAP flag
00008014 5347	22		SUB.W	#1,D7	number of comparisons
00008016 3007	23		MOVE.W	D7,D6	use D6 within loop
00008018 1818	24	LOOP	MOVE.B	(AO) +, D4	;get first byte
0000801k B810	25		CMP.B	(AO),D4	compare with next
0000801C 6F08	26		BLE.S	SKIP	; if 1st bigger, swap
0000801E 1150 FFFF	27		MOVE.B	(AO),-1(AO)	;put 2nd into 1st
00008022 1084	28		MOVE B	D4,(AO)	;put 1st into 2nd
00008024 5245	29		ADDQ.W	#1,D5	;set SWAP flag
00008026 51CE FFF0	30	SKIP	DBRA	D6,LOOP	; if last comparison,
0000802à 4à45	31		TST.W	D5	any bytes swapped?
0000802C 66E2	32		BNE.S	LOOP2	;yes: repeat
0000802E 4E75	33	DONE	RTS		;no: done
00008030	34	*			
00008030	35		C directiv	res to initia	lize RAM
00008030	36	*			
00009000	37		ORG	DATA	;data at \$9000
00009000 05 08 02 FF 07	38 39	BYTES	DC.B	5,8,2,-1,7	
00009005 =00000005 00009005	39 40	COUNT	EQU END	*-BYTES SORT	
No errors detected		0			- Hall Dublishars Inc. 1007
No warnings generated		Sour	ce: macKer	nzie, © Prentice	e-Hall Publishers, Inc., 1995


VLSI Systems Design Lab Computer Science and Engineering




SOUTHCAROLINA

The SQRT Benchmark - 68K

* SQRT.		*	*	Dis	assemble from	00008000	<- PC				
	ORG	🗧 🗏 SQRT.lst - WordPad									
	MOVE.L BSR.S	File Edit View Insert Form	at Help								
	TRAP		※ 階 🋍 🗠 🤹								
******	*******			1	******	*********	*********	*****	****		
* SQRT	calculate			2	* SQRT.S				*		
*	ENTER	00000000		3	******	ORG	\$8000	*********************	****		
:	ENTER	D 00008000 D 00008000 203C 0000	B02BC	4		NOVE.L	\$8000 #700,D0	program at \$8000; find sqrt of 700;			
******	*******	00008006 6102	DOZBC	6		BSR.S	SQRT	;do it!			
SQRT	MOVEM.L	0 00008008 4E4E		7		TRAP	#14	return to monitor			
	MOVE.L	0000800A		8							
UFUT	LSR.W	40080000 I		9	******	* * * * * * * * * * *	***********	******	****		
NEXT	MOVE.L DIVU	0000800%		10	* SQRT	calculat	e SQuare RooT	of a 32-bit number	*		
	MOVE.W	A008000A		11	*				*		
	SUB.W	0000800A		12	*	ENTER	DO = 32-bit		*		
	BEQ.S	0000800A 0000800A		13 14	*	EXIT	D1 = 16-bit	square root	****		
	CMPI.W	0000800A 48E7 3000		15	SORT	HOVEN.L	D2/D3,-(SP)	;save D2 and D3			
	BEQ.S CMPI.W	# 0000800E 2200	5	16	JQKI	HOVE.L	DO,D1	;put copy of N in I	D.1		
	BEQ.S	6 00008010 E249		17		LSR.W	#1,D1	;1st estimate = N/2			
6	ADD.W	00008012 2400		18	NEXT	MOVE.L	DO, D2	;put N in D2			
E C	LSR.W	4 00008014 84C1		19		DIVU	D1, D2	divide N by estimation	ate		
6	BRA	N 00008016 3602		20		HOVE. U	D2,D3	;new estimate in D3	3		
EXIT	MOVEM.L	00008018 9641		21		SUB.W	D1,D3	;last two equal?			
E	RTS END	00008011 6712		22		BEQ.S	EXIT	yes: finished;			
E	LIND	0000801C 0C43 FFFI	F	23		CMPI.W	#-1,D3	differ by +1?			
6		00008020 670C 00008022 0C43 000:		24		BEQ.S CMPI.W	EXIT #1,D3	;yes: good enough ;differ by +1?			
		00008022 0043 000.	T	26		BEQ.S	EXIT	;yes: good enough			
00008FE0	. 00000000 0			27		ADD.W	D2,D1	; average last two			
				28		LSR.W	#1,D1	;D1 = (D1 + D2) / 2	2		
	: 050802FF 0	0000802C 60E4		29		BRA	NEXT				
	. 00000000		c	30	EXIT	HOVEN.L	(SP)+,D2/D3	restore registers;			
	: 00000000 E	00000002 4670		31		RTS					
	25807F55 0	00008034		32		END	SQRT				
	. 00000000 0	a second second									
	. 00000000 0					Source	· MacKenzie @	Prentice-Hall Publisher	s Inc 1995		
00009070	. 00000000 0	No warnings generated Source: MacKenzie, © Prentice-Hall Publishers, Inc., 1995.									
Processor Ready		For Help, press F1									
NUMBER OF STREET	00000000000000	Contraction of the second s		1.000				IVERS			







Comparing Complexity - NEG2

Benchmark		Number of Elements Being Processed (N)									
	Reference	Size1	Size2	Size3	Size4	Size5	Size6	Size7	Size8	Size9	Size10
NEG2:	Fig E, p. 135	factor=2**2	factor=2**4	factor=2**6	factor=2**8	factor=2**10	factor=2**13	factor=2**16	factor=2**20	factor=2**24	factor=2**28
Count Negative Numbers	N=	4	16	64	256	1024	8192	65536	1048576	16777216	26843545
in a List	%Neg Elements(NE) =	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.009
	%Neg Elements(NE) =	10.00%	10.00%	10.00%	10.00%	10.00%	10.00%	10.00%	10.00%	10.00%	10.009
	%Neg Elements(NE) =	25.00%	25.00%	25.00%	25.00%	25.00%	25.00%	25.00%	25.00%	25.00%	25.009
	%Neg Elements(NE) =	75.00%	75.00%	75.00%	75.00%	75.00%	75.00%	75.00%		75.00%	75.009
	%Neg Elements(NE) =	90.00%	90.00%	90.00%	90.00%	90.00%	90.00%	90.00%	90.00%	90.00%	90.00%
	%Neg Elements(NE) =	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%	100.00%	100.004
M68K Instruction Benchman	k										
Negative Numbers in List	Tc = 68 + 18"N + 10"(1-1	NE) + 24"NE cycle	ŝ								
Tc=	0.00%	180.0	516.0	1,860.0	7,236.0	28,740.0	229,444.0	1,835,076.0	29,360,196.0	469,762,116.0	7,516,192,836
	10.00%	185.6	538.4	1,949.6	7,594.4	30,173.6	240,912.8	1,926,826.4	30,828,202.4	493,250,218.4	7,892,002,474
	25.00%	194.0	572.0	2,084.0	8,132.0	32,324.0	258,116.0	2,064,452.0	33,030,212.0	528,482,372.0	8,455,716,932
	75.00%	222.0	684.0	2,532.0	9,924.0	39,492.0	315,460.0	2,523,204.0	40,370,244.0	645,922,884.0	10,334,765,124
	90.00%	230.4	717.6	2,666.4	10,461.6	41,642.4	332,663.2	2,660,829.6	42,572,253.6	681,155,037.6	10,898,479,581
	100.00%	236.0	740.0	2,756.0	10,820.0	43,076.0	344,132.0	2,752,580.0	44,040,260.0	704,643,140.0	11,274,289,220
ASM Model Benchmark											
	Tc = 2 + N(2 + NE(1)) +1										
Tc=	0.00%	11.0	35.0	131.0	515.0	2,051.0	16,387.0	131,075.0		33,554,435.0	536,870,915
	10.00%	11,4	36.6	137.4	540.6	2,153.4	17,206.2	137,628.6	2,202,012.6	35,232,156.6	563,714,460
	25.00%	12.0	39.0	147.0	579.0	2,307.0	18,435.0	147,459.0		37,748,739.0	603,979,779
	75.00%	14.0	47.0	179.0	707.0	2,819.0	22,531.0	180,227.0	2,883,587.0	46,137,347.0	738,197,507
	90.00%	14.6	49.4	188.6	745.4	2,972.6	23,759.8	190,057.4	3,040,873.4	48,653,929.4	778,462,825
	100.00%	15.0	51.0	195.0	771.0	3,075.0	24,579.0	196.611.0	3.145.731.0	50.331.651.0	805.306.371


Extending the original benchmark scope yet again by varying N, we look at the two questions: (1) what is the cycle count difference between the microprocessor and custom logic executions as N increases; and, (2) what rate of change in cycle counts occur as we increase the number of negative elements in the sequence as a percentage of the total elements while N grows? Does % Neg Elements matter?

UNIVERSITY

SOUTHCAROLINA

OF

VLSI Systems Design Lab Computer Science and Engineering



Future Work

- Extend the scope of coverage to incorporate time complexity analysis of the other benchmarks, to see what happens to computation with both architecture models as N grows large, and as we increase the number of "probe points" in the data set at each value of N.
- Examine the time complexity characteristics O(n), $\Omega(n)$ and other identified metrics for VLSI custom logic architectures in other benchmarks that have different algorithmic control structures.
- Modify the custom logic models by exploiting inherent parallelism afforded by VLSI device structure. Here, we might exploit parallelism & pipelining to increase performance of the VLSI design, by changing the "shape" of the algorithm.
- Explore more generally how time complexity and other characteristics are affected by different architecture topologies for various standard algorithms in both models.

VLSI Systems Design Lab Computer Science and Engineering



References

UNIVERSITY OF

UNIVERSITY OF

SOUTHCAROLINA

SOUTHCAROLINA

- I. S. MacKenzie, The 68000 Microprocessor, Prentice-Hall Publishers, Inc., 1995.
- A. Tanenbaum, Structured Computer Organization, 4th ed., Prentice-Hall Publishers, Inc., 1999.
- flowHDL Reference Manual, Knowledge Based Silicon Corporation, 1996.
- Buell, D. A., Davis, J. P., and G. Quan, "Reconfigurable Computing Applied to Problems in Communications Security", in Proceedings MAPLD-2002 Military Applications of Programmable Logic Devices, Advanced Physics Laboratory, Johns Hopkins University, 2002.
- Davis, J., Nagarkar, S., and J. Mathewes, "High-level Design of On-Chip Systems for Integrated Control and Data Path Applications", *Proceedings Design SuperCon 1996 On-chip System Design Conference*, Hewlett Packard Company & Integrated Systems Design Magazine, 1996.
- D. Wood, Data Structures, Algorithms, and Performance, Addison Wesley Publishing Co., Inc., 1993.
- B. Codenotti and M. Leoncini, Introduction to Parallel Processing, Addison-Wesley Publishing Co., Inc., 1993.
- M. A. Weiss, Data Structures and Algorithm Analysis in C, Benjamin/Cummings Publishing Co., Inc., 1993.
- L. Banachowski, A. Kreczmar and W. Rytter, Analysis of Algorithms and Data Structures, Addison-Wesley Publishing Co., Inc., 1991.