

## Versal<sup>™</sup> Premium Series Announcement

Mike Thompson Senior Product Line Manager, High-End ACAPs & FPGAs Xilinx

# Explosion of Data from Diverse Applications & Workloads Puts Tremendous Pressure on the Core





# Explosion of Data from Diverse Applications & Workloads Puts Tremendous Pressure on the Core





## **Explosion of Data from Diverse Applications & Workloads Puts Tremendous Pressure on the Core**



## **Data Explosion Driving Network Transformation**



Core Network<sup>1</sup> Growth 313% CAGR Forecast for 5G Core



Security & Analytics<sup>2</sup> Highest Priority



Compute vs. Bandwidth<sup>3</sup> Port Speeds Surpassing Moore's Law



1: ABI Research, "5G Next-Generation Core and Service-Based Architecture" 2: IHS Markit, Top Changes Planned Among Network Operators

3: Xilinx Estimates



## Introducing Versal Premium Adaptive Compute Acceleration Platform



#### **3X** Bandwidth for Fastest and Most Secure Networks

2X Compute Density for Adaptable Acceleration



For Productivity

Bandwidth & compute density comparisons based on 14nm/16nm FPGAs





## Versal<sup>™</sup> Premium is the Newest ACAP



## XILINX., VERSAL

#### AIRF Series

Al Core Series

#### Premium Series

HBM

Series

Al Edge

#### Prime Series



## Adaptive Compute Acceleration Platform A New Device Category



Foundational Device Series

#### SCALAR ENGINES ADAPTABLE ENGINES INTELLIGENT ENGINES Dual-Core Arm® Programmable Cortex®-A72 Application Network on Chip Processor Versal™ Dual-Core DSP Adaptable Arm Cortex-R5F Engines Hardware Real-Time SW-Controlled Processor **Platform Management** Platform Management Controller **Dedicated Interfaces** Programmable Network on Chip for Compute (PCIe®, DDR4) PCle® • w/DMA 32Gb/s DDR4 100G MIPI & CCIX Multirate LVDS 58Gb/s Ethernet GPIO 7nm **E** XILINX

#### ADAPTIVE

- Adaptable to diverse workloads
- Future-proof algorithms

#### **COMPUTE ACCELERATION**

- Scalar Engines
- Adaptable Engines
- Intelligent Engines

#### PLATFORM

- SW programmable silicon infrastructure
- Pre-engineered connectivity
- Platform available at boot

# Breakthrough Integration of Networked, Power-Optimized Cores on an Adaptable Platform





## Integration of Networked IP Delivers Equivalent Logic Density of 22 FPGAs

Developers can focus on differentiation (vs. design infrastructure & connectivity)

Surpasses limitations of Moore's Law for next-generation bandwidth and processing

Enables greatly reduced CAPEX and OPEX



22 Equivalent FPGAs in Versal<sup>™</sup> Premium Integrated Cores<sup>1</sup>





**E** XILINX.

## Integrated HW/SW Platform for All Developers





## **Enabling the Fastest, Most Secure Networks**



## Next-Generation Infrastructure Demands Power-Optimized Throughput and Compute

Demands for Greater Bandwidth Density Restricted by Existing Form Factor, Power, Materials

Limited Floor Space





## **Delivering Power-Optimized Bandwidth Density**





## 9Tb/s of Scalable, Adaptable Serial Bandwidth

Proven in 16nm/7nm Silicon



## **Dedicated Connectivity IP for Secure Networking**

#### **5Tb/s** of scalable Ethernet throughput

- For next-gen 400G and 800G infrastructure in the core network
- Multirate: 400/200/100/50/40/25/10G with FEC
- Multi-standard: FlexE, Flex-O, eCPRI, FCoE, OTN

#### 1.8Tb/s of off-the-shelf Interlaken connectivity

- Scalable chip-to-chip interconnect from 10Gb/s to 600Gb/s
- Integrated RS-FEC for power-optimized error correction

#### **1.6Tb/s** of encrypted line rate throughput

- World's only hardened 400G Crypto Engine on an adaptable platform
- ► AES-GCM-256/128, MACsec, IPsec

#### **One Platform**

From Access  $\rightarrow$  Core



Pre-Built Connectivity for Fastest Time to Market and ASIC-Class Power/Performance



# Programmable Logic for HW Differentiation, Evolving Standards, and AI/ML

#### For Differentiation and Future-Proofing

- World's highest logic density 7nm platform
- Differentiate, e.g., in-band network telemetry, vRAN
- Adapt to standards and protocols

#### AI for Network Anomaly Detection

- Intrusion detection and malware identification
- Adaptable AI algorithms for emerging threats
- Xilinx Random Forest IP now available

#### AI for Provisioning and Network Performance

- Auto-detection and correction of performance bottlenecks
- Self-provisioning for maximizing uptime (MLP)

#### Network Intelligence & Automation (Analyzing 1000s of Parameters to Maximize Uptime)





## Industry-Leading Multi-Terabit Throughput vs. ASSPs



ASSP<sub>1</sub>: <u>https://www.microsemi.com/product-directory/multi-service-otn-processors/4227-pm5990-digi-g4</u>. ASSP<sub>2</sub>: <u>https://www.microsemi.com/product-directory/multi-service-otn-processors/5056-pm6010-digi-g5-otn-processor</u>



## Single-Chip 800G DCI Throughput Under 100 Watts

< Half the Power, Half the Footprint



#### 2X Bandwidth Density

Previous Gen FPGAs





Same Bandwidth at Half the Rack Space



## **Vivado Unlocks the Integration of Versal Premium**

#### Modular IP Integration through Vivado and NoC

- Graphically connect hard/soft IP using Vivado® IP Integrator
- Streamlined, push-button flow with NoC Compiler
- NoC guarantees timing for critical interconnect paths

#### System integration in days vs. months

- Easily scale number of 100G, 400G, 600G cores
- Scale Design for 400G and Beyond

#### High-Speed, Unified Debug Environment

- High-bandwidth, SerDes-based debug and trace
- 1000X faster readback vs. traditional FPGAs
- Cohesive debug across heterogeneous engines





# Highest Compute Density with Adaptable Acceleration



## **Acceleration Challenges for Hyperscale Cloud Providers**

Accelerator Performance and Throughput

Integration and Connectivity to Cloud Infrastructure

Software Solution Stack

Cloud Providers Consider Overall TCO of an Accelerator Solution

## **Workload Provisioning with Dynamic Function eXchange**



Reduced TCO and Latency for Superior Orchestration and User Experience



#### Key to Acceleration: On-Chip Memory Bandwidth and Capacity



#### Versal<sup>™</sup> Premium ACAP unlocks performance that GPUs can't achieve

- 1: Memory bandwidth assumes largest Versal Premium device, all available block RAM and UltraRAM at their maximum rates, 72-bit dual-port configuration
- 2: "Dissecting the NVidia Volta GPU Architecture via Microbenchmarking"- https://arxiv.org/pdf/1804.06826.pdf
- 3: "Dissecting the NVidia Turing T4 GPU via Microbenchmarking" https://arxiv.org/pdf/1903.07486.pdf



## Heterogeneous Engines + Memory Bandwidth Deliver Breakthrough Performance for Diverse Workloads



1: NVidia Data Center Deep Learning Product Performance, <u>https://developer.nvidia.com/deep-learning-performance-training-inference</u> 2: Xilinx Estimates, 2nd Generation Intel Xeon Scalable Processors ("Cascade Lake")

# Integrated Shell for Dedicated Connectivity & Cloud Deployment

#### 'Shell': Pre-Built Infrastructure for Cloud Connectivity

- Hardens all connectivity to data center infrastructure
- CPU-host and system memory communication available at boot
- Features PCIe® Gen5 for next-gen host communication

#### 'Role' for HW Kernels and Compute Acceleration

- Simplified kernel placement and timing closure
- Easily swap kernels for "Virtualized Accelerators"

#### Streamlined HW Development and Deployment

- Versal<sup>™</sup> built from the ground-up to simplify accelerator development
- HW designers spend less time on connectivity-to-cloud infrastructure



## **Integrated Shell Frees More Logic for Customization**

#### Virtex<sup>®</sup> UltraScale+<sup>™</sup> VU9P

200K LUTs Used for Infrastructure

#### Versal<sup>™</sup> Device

#### Zero LUTs Used for Infrastructure



Heterogeneous Integration Reduces TCO and Enables Greater Differentiation



## Vitis Unified Software Platform





## **Product Portfolio and Getting Started**



## Versal<sup>™</sup> Premium Portfolio: Scalable for Network & Cloud



**E** XILINX.

## **Customers Can Get Started Now**

#### **Versal Premium**

Documentation Available Now

Tools Available 2<sup>nd</sup> Half 2020

Silicon Shipping 1<sup>st</sup> Half 2021

#### Start Prototyping Now With Versal Prime Eval Kits

Pin Migration to Versal Premium



## Breakthrough Integration of Networked, Power-Optimized Cores on an Adaptable Platform

#### 3X Bandwidth for Fastest, Most Secure Networks

- 9Tb/s serial bandwidth with 112G PAM4 transceivers
- 5Tb/s of integrated Ethernet throughput
- 1.6Tb/s of line-rate encryption

#### 2X Compute Density for Adaptable Acceleration

- Highest logic capacity & DSP density for hardware acceleration
- Massive memory capacity & bandwidth eliminates acceleration bottlenecks

#### Highly Integrated HW/SW Platform for Productivity

- Integrated shell for dedicated cloud connectivity
- ▶ Unlocked by Vitis<sup>™</sup> Unified SW Platform & Vivado® Design Suite
- Complete solution stack for HW & SW developers





Silicon Sampling in 1<sup>st</sup> Half 2021 Customers Can Get Started Now



## **XILINX**.

## **Thank You**

