



# Vintage Computing with FPGAs

Stephen A. Edwards

VCF East, May , 2018



MOS Technology KIM-1  
c. 1976



Altera Cyclone II FPGA  
c. 2004

# Software Emulation



# SIMH

```
void mos6502::Op_ADC(uint16_t src)
{
    uint8_t m = Read(src);
    unsigned int tmp = m + A + (IF_CARRY() ? 1 : 0);
    SET_ZERO(!(tmp & 0xFF));
    if (IF_DECIMAL()) {
        if (((A & 0xF) + (m & 0xF) + (IF_CARRY() ? 1 : 0)) > 9)
            tmp += 6;
        SET_NEGATIVE(tmp & 0x80);
        SET_OVERFLOW(!((A ^ m) & 0x80) && ((A ^ tmp) & 0x80));
        if (tmp > 0x99)
            tmp += 96;
        SET_CARRY(tmp > 0x99);
    } else {
        SET_NEGATIVE(tmp & 0x80);
        SET_OVERFLOW(!((A ^ m) & 0x80) && ((A ^ tmp) & 0x80));
        SET_CARRY(tmp > 0xFF);
    }

    A = tmp & 0xFF;
}
```


Source: <https://github.com/gianlucag/mos6502>

Emulation software tricks original software into thinking it is running on original hardware

# What is an FPGA?

A Field Programmable Gate Array:

A configurable circuit; not a stored-program computer




LUT: 16-element lookup table


Source: <http://evergreen.loyola.edu/dhhoewww/HoeResearchFPGA.htm>

## Using a LUT to Implement a Circuit

If the circuit has fewer than 4 inputs, write the truth table and load it in the LUT:



Pong, Atari, 1972



M	L	R	A
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

## The Main FPGA Players



formerly known as

The logo for Altera, consisting of the word "ALTERA" in a blue, uppercase, sans-serif font with a double-line outline effect.



Classic duopoly, good for customers: neck-and-neck technology

Altera Cyclone II

EP2C5T144

c. 2004


Very-low end;  
completely  
obsolete

Dirt cheap: \$16  
board

“Only” 4608 LEs

14 KB memory


144 pins (89 I/O)



# Minimal EP2C5T144 Development Board

Altera FPGA Cyclone II  
EP2C5T144 Minimum System  
Board Development Board

\$16 on Banggood.com. Also  
Amazon, eBay, dx.com,  
AliExpress, etc.



50 MHz oscillator

JTAG programming connector

EPCS45I8 4 Mb serial configuration flash

Active Serial connector for programming


+5V power jack

3.3V (I/O) and 1.2V (core) voltage regulators

3 LEDs, 1 pushbutton switch


# The Design Flow

```
module comb1(  
  input logic [3:0] a, b,  
  input logic s,  
  output logic [3:0] y);  
  
  always_comb  
    if (s)  
      y = a + b;  
    else  
      y = a & b;  
  
endmodule
```



JTAG

System Verilog





# A Taste of SystemVerilog: A Full Adder

Single-line comment

Systems are built from modules

```
// Full adder
```

Module name

Input port

Data type: single bit


Port name

```
module full_adder(input logic a, b, c,  
                 output logic sum, carry);
```

"Continuous assignment" expresses combinational logic

```
    assign sum = a ^ b ^ c;  
    assign carry = a & b | a & c | b & c;
```

```
endmodule
```



Logical Expression




# An XOR Built Hierarchically

```
module mynand2(input logic a, b,  
              output logic y);  
    assign y = ~(a & b);  
endmodule  
  
module myxor2(input logic a, b,  
            output logic y);  
    logic abn, aa, bb;  
  
    mynand2 n1(a, b, abn),  
           n2(a, abn, aa),  
           n3(abn, b, bb),  
           n4(aa, bb, y);  
endmodule
```

Declare internal wires

n1: A mynand2  
connected to a, b, and abn



# A Decimal-to-Seven-Segment Decoder

always\_comb:  
combinational  
logic in an  
imperative style

```
module dec7seg(input logic [3:0] a,  
              output logic [6:0] y);  
    always_comb  
        case (a)  
            4'd0: y = 7'b111_1110;  
            4'd1: y = 7'b011_0000;  
            4'd2: y = 7'b110_1101;  
            4'd3: y = 7'b111_1001;  
            4'd4: y = 7'b011_0011;  
            4'd5: y = 7'b101_1011;  
            4'd6: y = 7'b101_1111;  
            4'd7: y = 7'b111_0000;  
            4'd8: y = 7'b111_1111;  
            4'd9: y = 7'b111_0011;  
            default: y = 7'b000_0000;  
        endcase  
    endmodule
```

Multiway  
conditional

4'd5: decimal "5"  
as a four-bit  
binary number


Mandatory

seven-bit  
binary vector  
(\_ is ignored)

"blocking  
assignment":  
use in always\_comb

# Imperative Combinational Logic

```
module comb1(  
  input logic [3:0] a, b,  
  input logic s,  
  output logic [3:0] y);  
  
  always_comb  
    if (s)  
      y = a + b;  
    else  
      y = a & b;  
  
endmodule
```



Both  $a + b$  and  $a \& b$  computed, mux selects the result.

# An Address Decoder

```
module adecode(input logic [15:0] address,
               output logic RAM, ROM,
               output logic VIDEO, IO);

  always_comb begin
    {RAM, ROM, VIDEO, IO} = 4'b 0;
    if (address[15])
      RAM = 1;
    else if (address[14:13] == 2'b 00 )
      VIDEO = 1;
    else if (address[14:12] == 3'b 101)
      IO = 1;
    else if (address[14:13] == 2'b 11 )
      ROM = 1;
  end
endmodule
```

Vector concatenation

Default:  
all zeros

Select bit 15

Select bits 14, 13, & 12

# A D-Flip-Flop


always\_ff introduces sequential logic

```
module mydff(input logic clk,  
            input logic d,  
            output logic q);  
  
    always_ff @(posedge clk)  
        q <= d;  
  
endmodule
```

Triggered by the rising edge of clk

Copy d to q


Non-blocking assignment:  
happens "just after" the rising edge



# A Four-Bit Binary Counter

```
module count4(input logic clk,  
              output logic [3:0] count);  
  
  always_ff @(posedge clk)  
    count <= count + 4'd 1;  
  
endmodule
```

Width optional  
but good style



# Quartus

“Lite”/“Web edition” free good enough for our use  
Quartus 13.0sp1 last to support the Cyclone II

Quartus II 64-bit - /mnt/sedwards/svn/presentations/2018-vcf-fpga/kim1/KIM\_EP2C5 - KIM\_EP2C5

File Edit View Project Assignments Processing Tools Window Help Search altera.com

Project Navigator

- Files
  - KIM\_1.sv
  - mcs6530.sv
  - KIM\_EP2C5.sv
  - mcs6502.v
- Hierarchy
- Files
- Design Units
- IP Con

Tasks

Flow: Compilation Customize...

Task

- Compile Design
  - Analysis & Synthesis
    - Edit Settings
    - View Report
  - Analysis & Elaboration
  - Partition Merge
  - Netlist Viewers
    - RTL Viewer
    - State Machine Viewer
    - Technology Map Viewer (Post-Mapping)
  - Design Assistant (Post-Mapping)
  - I/O Assignment Analysis
  - Early Timing Estimate
  - Fitter (Place & Route)
    - Edit Settings
    - View Report
    - Chip Planner

KIM\_1.sv

```
1 /*
2  * Model of a KIM-1
3  *
4  * Stephen A. Edwards
5  * sedwards@cs.columbia.edu
6  *
7  *
8  * Memory Map:
9  *
10 * 0000 - 03FF RAM (1K)
11 * 1700 - 173F 6530-003 registers (application connector)
12 * 1740 - 177F 6530-002 registers (keyboard, LEDs, TTY, cassette)
13 * 1780 - 17FF RAM (128 bytes, 6530a)
14 * 1800 - 1FFF ROM (2K) 1800-18FF 6530-003 1C00-1FFF 6530-002
15 *
16 * 6530 registers
17 *
18 * 0,8 A Data R/W
19 * 1,9 A Data Direction R/W
20 * 2,A B Data R/W
21 * 3,B B Data Direction R/W
22 *
23 * 4 Timer /1 W
24 * 5 Timer /8 W
25 * 6 Timer /64 W
26 * 7 Timer /1024 W
27 *
28 * 4,6 Timer value R
29 * 5,7,D,F Interrupt flag R
30 *
31 * C Timer /1 + Int W
32 * D Timer /8 + Int W
```

Messages

All <<Search>>

Type	ID	Message
------	----	---------

System Processing 0% 00:00:00



## Quartus 13.0sp1 on Ubuntu 16.04, 64 bit

Installer is a 32-bit binary; needs 32-bit libraries

```
# sudo apt install -y lib32z1  
# sudo ./setup.sh
```

Install to /opt/altera/13.0sp1

Set up environment:

```
# PATH=$PATH:/opt/altera/13.0sp1/quartus/bin  
# quartus --64bit
```

# Ubuntu 16.04 USB Blaster Permissions

Nothing today doesn't require a programming dongle; JTAG, active serial



```
# lsusb
```

```
Bus 001 Device 087: ID 09fb:6001 Altera Blaster
```

Create the file `/etc/udev/rules.d/51-altera.rules`

```
ATTR{idVendor}=="09fb", ATTR{idProduct}=="6001",  
    MODE="0666"
```

Fixes "Unable to lock chain (Insufficient port permissions)" errors from `jtagconfig`

## “Hello World” for an FPGA

hello.qpf    Project file; mostly the name  
hello.qsf    Settings file: device type, pin assignments  
hello.sdc    Timing constraints: 50 MHz clock  
hello.sv     System Verilog specification of “guts”

Use the GUI or run at the command line:

```
quartus_sh --64bit --flow compile hello  
quartus_pgm -c 1 -m as -o "pv;hello.pof"
```


```
# hello.qpf
QUARTUS_VERSION = "13.0"
DATE = "11:17:07 May 17, 2018"
PROJECT_REVISION = "hello"
```

```
# hello.qsf
set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C5T144C8
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:17:07 MAY 17, 2018"
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name TOP_LEVEL_ENTITY hello
set_global_assignment -name SYSTEMVERILOG_FILE hello.sv
set_location_assignment PIN_3 -to LED[0]
set_location_assignment PIN_7 -to LED[1]
set_location_assignment PIN_9 -to LED[2]
set_location_assignment PIN_17 -to clk50
set_location_assignment PIN_144 -to KEY
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to KEY
```

```
# hello.sdc
create_clock -name "clk50" -period "50 MHz" [get_ports {clk50}]
derive_pll_clocks -create_base_clocks
derive_clock_uncertainty
```

```
/*  
 * "Hello World" for the EP2C5T144 minimum development board  
 *  
 * Count in binary on the three LEDs; press the button to make it count faster  
 */  
  
module hello(input      clk50,  
             input      KEY,  
             output [2:0] LED);  
  
    logic [26:0] count;  
    always_ff @(posedge clk50)  
        count <= count + (KEY ? 27'd1 : 27'd4); // KEY = 0 when pressed  
  
    assign LED = ~count[26:24];  
  
endmodule
```

# The KIM-1



MOS Technology, 1976

1 MHz MCS6502 processor

2 MCS6530 "RIOT" chips:  
1K ROM + 64B RAM + GPIO +  
timer

1K Static RAM ( $8 \times 6102$ )

24-key hexadecimal keyboard

6 7-segment LEDs

Serial port:

20 mA current loop

Cassette interface

**MOE**

**MOE**

**MOE**

**MOE**

**MICROCOMPUTERS**

**MICROCOMPUTERS**


**MICROCOMPUTERS**

**MICROCOMPUTERS**

**PROGRAMMING MANUAL**

**KIM-1 USER MANUAL**

**HARDWARE MANUAL**



Need SystemVerilog for these blocks

---

6502	steal
1K RAM	write
6530	write
Keyboard	build
Display	build
TTY	emulate
Audio	ignore

---

Source: KIM-1 User Manual



## Which 6502 Module To Use?

Coding and verifying even an 8-bit processor is not trivial

Fortunately, others have done this. I found four in Verilog:

- ▶ Thomas Skibo  
<http://www.thomasskibo.com/projects/pet2001fpga/>
- ▶ Arlet Ottens  
<https://github.com/Arlet/verilog-6502>
- ▶ Oleg Odintsov  
[http://opencores.org/project,ag\\_6502](http://opencores.org/project,ag_6502)
- ▶ Rob Finch [http://finitron.ca/Projects/Prj6502/bc6502\\_page.html](http://finitron.ca/Projects/Prj6502/bc6502_page.html)


I selected Arlet Ottens': simple and designed for FPGAs. OpenCores core complicated & modeled the 6502's two-phase clock.

# Instantiating the 6502 Module

```
module KIM_1(input          clk,
             input          reset,
             input          NMI,
             output [15:0] AB,
             output [7:0]  DO,
             output [7:0]  DI,
             output        WE,
             output        RDY,

             // ....
            );

mcs6502 U1( .clk( clk ),
            .reset( reset ),
            .AB( AB ),
            .DI( DI ),
            .DO( DO ),
            .WE( WE ),
            .IRQ( 1'b0 ),
            .NMI( NMI ),
            .RDY( RDY ) );
```



Debounced RS (reset) and ST (stop/NMI) keys

Take from environment; assume good signals

Address decoder

Easily coded

1 MHz crystal


Derive from 50 MHz

Single-step (SST) switch and logic

6502 module doesn't have sync; omitted

Source: KIM-1 User Manual

# 74LS145 BCD-to-Decimal Decoder



```
module SN74145(input [3:0] select,
               output [9:0] out);
  always_comb
  case (select)
    4'd0: out = 10'b11_1111_1110;
    4'd1: out = 10'b11_1111_1101;
    4'd2: out = 10'b11_1111_1011;
    4'd3: out = 10'b11_1111_0111;
    4'd4: out = 10'b11_1110_1111;
    4'd5: out = 10'b11_1101_1111;
    4'd6: out = 10'b11_1011_1111;
    4'd7: out = 10'b11_0111_1111;
    4'd8: out = 10'b10_1111_1111;
    4'd9: out = 10'b01_1111_1111;
    default: out = 10'b11_1111_1111;
  endcase
endmodule
```

```
output [7:0] K // Active-low address decoder output
```

```
logic [9:0] u4out;
```

```
SN74145 U4( .select ( {DECODE_ENABLE, AB[12:10]} ),
            .out ( u4out ) );
```

```
assign K = u4out[7:0]; // outputs 8,9 are not connected
```

## The Clock

Oscillators have to come from outside an FPGA

EP2C5T144 includes a 50 MHz crystal oscillator on pin 17

The KIM-1 runs at 1 MHz

Solution: Divide-by-50 counter:

```
logic [4:0] clkcount = 5'h0;
logic      clk = 1'b0;           // 1 MHz clock
always @(posedge clk50) begin   // 50 MHz clock
    if (clkcount == 5'd24) begin // Every 25 cycles,
        clkcount <= 5'd0;       // Reset the counter
        clk <= ~clk;           // And toggle the clock
    end
    else
        clkcount <= clkcount + 5'd1;
end
```

FPGAs also have programmable PLLs; EP2C5's could only divide down to 10 MHz

# 1K RAM

Originally 8 6102 SRAM chips. Easy to model:

```
// U5-U14: 1K Static RAM

logic [7:0] RAM1K [0:1023];
logic [7:0] RAM1K_DO;    // Read data from 1K RAM
logic      RAM1K_OE;    // Data from the 1K RAM

always_ff @(posedge clk) begin
    {RAM1K_OE, RAM1K_DO} <= {1'b0, 8'bx};
    if (!K[0])
        if (WE) RAM1K[ AB[9:0] ] <= DO;
        else {RAM1K_OE, RAM1K_DO} <= { 1'b1, RAM1K[ AB[9:0] ] };
end
```

```
// Emulate the tri-state data bus being driven by the peripherals
always_comb
    if      (RAM1K_OE)    DI = RAM1K_DO;
    else if (RAM128_OE)  DI = RAM128_DO;
    else if (ROM2K_OE)   DI = ROM2K_DO;
    else if (RIOT002_OE) DI = RIOT002_DO;
    else if (RIOT003_OE) DI = RIOT003_DO;
    else                 DI = 8'bx;
```

## 2K ROM

6530s each have 1K ROM; easier to model a 2K ROM

```
// 2K ROM within the two 6530s

logic [7:0] ROM2K [0:2047];
initial $readmemh("ROM.hex", ROM2K); // Load the ROM from a file
logic [7:0] ROM2K_DO; // Data from the 2K ROM
logic ROM2K_OE; // 2K ROM selected


always_ff @(posedge clk) begin
    {ROM2K_OE, ROM2K_DO} <= {1'b0, 8'bx};
    if (!K[6] || !K[7])
        {ROM2K_OE, ROM2K_DO} <= { 1'b1, ROM2K[ AB[10:0] ] };
end
```

Creating the .hex file:

```
# cat 6530-003.bin 6530-002.bin | \
    od -v -t x1 -An > ROM.hex
```


```
a9 ad 8d ec 17 20 32 19 a9 27 8d 42 17 a9 bf 8d
43 17 a2 64 a9 16 20 7a 19 ca d0 f8 a9 2a 20 7a
```

# The 6530 RIOT



```
logic IOT_SELECT;
assign IOT_SELECT = !CS1 && (A[9:6] == IOT_BASE[9:6]);
always_ff @(posedge clk)
  if (reset) begin
    PAO <= 8'd0;    PAOE <= 8'd0;
    PBO <= 8'd0;    PBOE <= 8'd0;
  end else begin
    {OE, DO} <= {1'b0, 8'bx};
    if (IOT_SELECT)
      case ( {RW, A[2:0]} )
        4'b0_000 : PAO <= DI; // Write port A
        4'b1_000 : {OE, DO} <= {1'b1, PAI_int}; // Read port A
        4'b0_001 : PAOE <= DI; // Write DDRA
        4'b1_001 : {OE, DO} <= {1'b1, PAOE}; // Read DDRA
        4'b0_010 : PBO <= DI; // Write port B
        4'b1_010 : {OE, DO} <= {1'b1, PBI_int}; // Read port B
        4'b0_011 : PBOE <= DI; // Write DDRB
        4'b1_011 : {OE, DO} <= {1'b1, PBOE}; // Read DDRB
        default : ;
      endcase
  end
end
```






Multiplexed 6  
common-anode LEDs

Anodes driven by a PNP  
transistor

'145 selects one of the digits  
or one of the three keyboard  
rows. Open-collector output.

Cathodes with  
current-limiting resistors  
driven by keyboard columns  
through inverters



We have enough pins; use them:

Emulated '145:



LED\_DIG[9:4] Anode outputs (Active low)

KB\_ROW[2:0] Row outputs (Open Collector)

Inputs and outputs separated

LED\_SEG[6:0] Segment drivers (Active low)

KB\_COL[6:0] Column inputs (Weak pullup resistor)



# Creating Constraints Algorithmically

Use the Quartus GUI or program in Tcl (run quartus\_sh):

```
project_new KIM_EP2C5 -overwrite

foreach svfile {
    KIM_1.sv
    mcs6530.sv
    KIM_EP2C5.sv
} { set_global_assignment -name SYSTEMVERILOG_FILE $svfile }

foreach {signal pin} {
    clk50 PIN_17
    LED[0] PIN_3
    LED[1] PIN_7
    LED[2] PIN_9
    KEY PIN_144

    LED_DIG[4] PIN_65
    LED_DIG[5] PIN_67
    LED_DIG[6] PIN_69
    LED_DIG[7] PIN_70
    LED_DIG[8] PIN_71
    LED_DIG[9] PIN_72

} {
    set_location_assignment $pin -to $signal
    set_instance_assignment -name OUTPUT_PIN_LOAD 20 -to $signal
}
```

# Top-Level File

Separate KIM-1-specific from board/chip-specific:

```
module KIM_EP2C5(input      clk50,

                inout [7:0] PA,
                inout [7:0] PB,

                output [3:0] KB_ROW,
                input  [6:0] KB_COL,
                output [9:4] LED_DIG, // Active low: 4 is leftmost
                output [6:0] LED_SEG, // Active low: 0 is segment A
                // ...
                );

KIM_1 TOP( .PAI ( PA ),
          .PBI ( PB ),
          .DECODE_ENABLE ( 1'b0 ),
          .RDY (),
          .K ( K ),
          // ...
          );

/* Emulate open-collector outputs on the KB_ROW signals */
logic [3:0] KB_ROW_int;
generate
  for (i = 0 ; i < 4 ; i++ ) begin: KB_ROW_pins
    assign KB_ROW[i] = KB_ROW_int[i] ? 1'bz : 1'b0;
  end
endgenerate
```

# Fitter Summary Report

Fitter Status : Successful - Thu May 17 23:19:56 2018

Quartus II 64-Bit Version : 13.0.1 Build 232 06/12/2013 SP

Revision Name : KIM\_EP2C5

Top-level Entity Name : KIM\_EP2C5

Family : Cyclone II

Device : EP2C5T144C8

Timing Models : Final

Total logic elements : 607 / 4,608 ( 13 % )

    Total combinational functions : 575 / 4,608 ( 12 % )

    Dedicated logic registers : 259 / 4,608 ( 6 % )

Total registers : 259

Total pins : 52 / 89 ( 58 % )

Total virtual pins : 0

Total memory bits : 28,160 / 119,808 ( 24 % )

Embedded Multiplier 9-bit elements : 0 / 26 ( 0 % )

Total PLLs : 0 / 2 ( 0 % )

# Other FPGA Retro Sites

<http://www.fpgaarcade.com>



## Featured Cores

### AMIGA

The Amiga was based on the Motorola 68000 CPU and was sold by Commodore between 1985 and 1994. Its advanced graphics and sound made it popular for gaming and video production.

READ MORE

### commodore 64

The Commodore 64 is a computer that was manufactured by Commodore between 1982 and 1994. It was very popular during the 80's and early 90's.


READ MORE



### VIC-20

## Grant Searle

<http://searle.hostei.com/grant/Multicomp/>



## MiSTer FPGA board

[https://github.com/MiSTer-devel/Main\\_MiSTer/wiki](https://github.com/MiSTer-devel/Main_MiSTer/wiki)

[https://github.com/MiSTer-devel/Main\\_MiSTer/wiki](https://github.com/MiSTer-devel/Main_MiSTer/wiki)

