

VLSI Design Issues

Scaling/Moore's Law has limits due to the physics of material.

- Now L ($L=20\text{nm}??$) affects tx delays (speed), *noise*, heat (power consumption)
- Scaling increases density of txs and requires "more" interconnect (highways & buses)-more delays (lowering speed) and heat.

Possible Solutions:

- New fabrication solutions/material. E.g., Interconnect layers, new material (copper & low k-material)
- **Improve physical Designs at the transistor level. Create better cell libraries (min Power, min-delay, max speed)**
- Exploit transistor analog/physics characteristics
- Invent new transistors
- Invent new architectures



CMOS Inverter: DC Analysis

- Analyze DC Characteristics of CMOS Gates by studying an Inverter

$$\text{pFET: } V_{Tp} < 0$$
$$\beta_p = k'_p \left(\frac{W}{L}\right)_p$$


- DC Analysis
 - DC value of a signal in static conditions

- DC Analysis of CMOS Inverter

- V_{in} , input voltage
- V_{out} , output voltage
- single power supply, V_{DD}
- Ground reference
- find $V_{out} = f(V_{in})$

- Voltage Transfer Characteristic (VTC)

- plot of V_{out} as a function of V_{in}
- vary V_{in} from 0 to V_{DD} (and in reverse!)
- find V_{out} at each value of V_{in}





$$\text{nFET: } V_{Tn} > 0$$
$$\beta_n = k'_n \left(\frac{W}{L}\right)_n$$




Inverter Voltage Transfer Characteristics

- Output High Voltage, V_{OH}
 - maximum output voltage
 - occurs when input is low ($V_{in} = 0V$)
 - pMOS is ON, nMOS is OFF
 - pMOS pulls V_{out} to V_{DD}
 - $V_{OH} = V_{DD}$
- Output Low Voltage, V_{OL}
 - minimum output voltage
 - occurs when input is high ($V_{in} = V_{DD}$)
 - pMOS is OFF, nMOS is ON
 - nMOS pulls V_{out} to Ground
 - $V_{OL} = 0V$
- Logic Swing
 - Max swing of output signal
 - $V_L = V_{OH} - V_{OL}$
 - $V_L = V_{DD}$




Inverter Voltage Transfer Characteristics

- Gate Voltage, $f(V_{in})$
 - $V_{GSn} = V_{in}$, $V_{SGp} = V_{DD} - V_{in}$
- Drain Voltage, $f(V_{out})$
 - $V_{DSn} = V_{out}$, $V_{SDp} = V_{DD} - V_{out}$



- Transition Region (between V_{OH} and V_{OL})
 - V_{in} low
 - $V_{in} < V_{tn}$
 - Mn in Cutoff, OFF
 - Mp in Triode, V_{out} pulled to V_{DD}
 - $V_{in} > V_{tn} < \sim V_{out}$
 - Mn in Saturation, strong current
 - Mp in Triode, V_{SG} & current reducing
 - V_{out} decreases via current through Mn
 - $V_{in} = V_{out}$ (mid point) $\approx \frac{1}{2} V_{DD}$
 - Mn and Mp both in Saturation
 - maximum current at $V_{in} = V_{out}$
 - V_{in} high
 - $V_{in} > \sim V_{out}$, $V_{in} < V_{DD} - |V_{tp}|$
 - Mn in Triode, Mp in Saturation
 - $V_{in} > V_{DD} - |V_{tp}|$
 - Mn in Triode, Mp in Cutoff




$V_{in} < V_{IL}$
input logic LOW

$V_{in} > V_{IH}$
input logic HIGH



Noise Margin

- Input Low Voltage, V_{IL}
 - V_{in} such that $V_{in} < V_{IL} = \text{logic 0}$
 - point 'a' on the plot
 - where slope, $\frac{\partial V_{in}}{\partial V_{out}} = -1$
- Input High Voltage, V_{IH}
 - V_{in} such that $V_{in} > V_{IH} = \text{logic 1}$
 - point 'b' on the plot
 - where slope = -1
- Voltage Noise Margins




- measure of how stable inputs are with respect to signal interference
- $VNM_H = V_{OH} - V_{IH} = V_{DD} - V_{IH}$
- $VNM_L = V_{IL} - V_{OL} = V_{IL}$
- desire large VNM_H and VNM_L for best noise immunity



Switching Threshold

- Switching threshold = point on VTC where $V_{out} = V_{in}$
 - also called midpoint voltage, V_M
 - here, $V_{in} = V_{out} = V_M$
- Calculating V_M
 - at V_M , both nMOS and pMOS in Saturation
 - in an inverter, $I_{Dn} = I_{Dp}$, always!
 - solve equation for V_M



$$I_{Dn} = \frac{\mu_n C_{OX}}{2} \frac{W}{L} (V_{GSn} - V_{tn})^2 = \frac{\beta_n}{2} (V_{GSn} - V_{tn})^2 = \frac{\beta_p}{2} (V_{SGp} - |V_{tp}|)^2 = I_{Dp}$$

- express in terms of V_M

$$\frac{\beta_n}{2} (V_M - V_{tn})^2 = \frac{\beta_p}{2} (V_{DD} - V_M - |V_{tp}|)^2 \Rightarrow \sqrt{\frac{\beta_n}{\beta_p}} (V_M - V_{tn}) = V_{DD} - V_M - |V_{tp}|$$

- solve for V_M

$$V_M = \frac{V_{DD} - |V_{tp}| + V_{tn} \sqrt{\frac{\beta_n}{\beta_p}}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$



Effect of Transistor Size on VTC

- Recall

$$\beta_n = k'_n \frac{W}{L} \quad \frac{\beta_n}{\beta_p} = \frac{k'_n \left(\frac{W}{L}\right)_n}{k'_p \left(\frac{W}{L}\right)_p}$$

$$V_M = \frac{V_{DD} - |V_{tp}| + V_{tn} \sqrt{\frac{\beta_n}{\beta_p}}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

- If nMOS and pMOS are same size

- $(W/L)_n = (W/L)_p$

- $C_{oxn} = C_{oxp}$ (always)

$$\frac{\beta_n}{\beta_p} = \frac{\mu_n C_{oxn} \left(\frac{W}{L}\right)_n}{\mu_p C_{oxp} \left(\frac{W}{L}\right)_p} = \frac{\mu_n}{\mu_p} \cong 2 \text{ or } 3$$

- If $\frac{\left(\frac{W}{L}\right)_p}{\left(\frac{W}{L}\right)_n} = \frac{\mu_n}{\mu_p}$, then $\frac{\beta_n}{\beta_p} = 1$

since L normally min. size for all tx,
can get betas equal by making Wp larger than Wn

- Effect on switching threshold

- if $\beta_n \approx \beta_p$ and $V_{tn} = |V_{tp}|$, $V_M = V_{DD}/2$, exactly in the middle



- Effect on noise margin

- if $\beta_n \approx \beta_p$, V_{IH} and V_{IL} both close to V_M and noise margin is good



Example

- Given
 - $k'n = 140\mu\text{A}/\text{V}^2$, $V_{tn} = 0.7\text{V}$, $V_{DD} = 3\text{V}$
 - $k'p = 60\mu\text{A}/\text{V}^2$, $V_{tp} = -0.7\text{V}$
- Find
 - a) tx size ratio so that $V_M = 1.5\text{V}$
 - b) V_M if tx are same size





transition pushed lower
as beta ratio increases





CMOS Inverter: Transient Analysis

- Analyze Transient Characteristics of CMOS Gates by studying an Inverter
- Transient Analysis
 - signal value as a function of time
- Transient Analysis of CMOS Inverter
 - $V_{in}(t)$, input voltage, function of time
 - $V_{out}(t)$, output voltage, function of time
 - V_{DD} and Ground, DC (not function of time)
 - find $V_{out}(t) = f(V_{in}(t))$
- Transient Parameters
 - output signal **rise and fall time**
 - **propagation delay**



Transient Response

- Recall: the RC nMOS Transistor Model



Transient Response

- Response to step change in input
 - delays in output due to parasitic R & C

Inverter RC Model

- Resistances (linear model)

$$R_n = 1/[\beta_n(V_{DD}-V_{tn})]$$

$$R_p = 1/[\beta_p(V_{DD}-|V_{tp}|)]$$

- Output Cap. (only output is important)

- C_{Dn} (nMOS drain capacitance)

$$C_{Dn} = \frac{1}{2} C_{ox} W_n L + C_j A_{Dnbot} + C_{jsw} P_{Dnsw}$$

- C_{Dp} (pMOS drain capacitance)


$$C_{Dp} = \frac{1}{2} C_{ox} W_p L + C_j A_{Dpbot} + C_{jsw} P_{Dpsw}$$

- Load capacitance, due to gates attached at the output

$$C_L = 3 C_{in} = 3 (C_{Gn} + C_{Gp}), \text{ 3 is a "typical" load}$$

- Total Output Capacitance

$$C_{out} = C_{Dn} + C_{Dp} + C_L$$



term "fan-out" describes # gates attached at output



Fall Time

- Fall Time, t_f
 - time for output to **fall** from '1' to '0'
 - derivation:

$$i = -C_{out} \frac{\partial V_{out}}{\partial t} = \frac{V_{out}}{R_n}$$

- initial condition, $V_{out}(0) = V_{DD}$

- solution

$$V_{out}(t) = V_{DD} e^{-t/\tau_n} \quad \tau_n = R_n C_{out} \quad \text{time constant}$$



$$t = \tau_n \ln\left(\frac{V_{DD}}{V_{out}}\right)$$

- definition

- t_f is time to fall from **90% value** $[V_1, t_x]$ to **10% value** $[V_0, t_y]$

$$t = \tau_n \left[\ln\left(\frac{V_{DD}}{0.1V_{DD}}\right) - \ln\left(\frac{V_{DD}}{0.9V_{DD}}\right) \right]$$

- $t_f = 2.2 \tau_n$



Rise Time

- Rise Time, t_r
 - time for output to **rise** from '0' to '1'

- derivation:
$$i = C_{out} \frac{\partial V_{out}}{\partial t} = \frac{V_{DD} - V_{out}}{R_p}$$

- initial condition, $V_{out}(0) = 0V$

- solution

$$V_{out}(t) = V_{DD} \left[1 - e^{-t/\tau_p} \right]$$

$\tau_p = R_p C_{out}$ time constant

- definition



- t_f is time to rise from 10% value $[V_0, t_u]$ to 90% value $[V_1, t_v]$

- $t_r = 2.2 \tau_p$


- Maximum Signal Frequency

- $f_{max} = 1/(t_r + t_f)$

- faster than this and the output can't settle



(a) Charge circuit




(b) Output waveform



Propagation Delay

- Propagation Delay, t_p
 - measures speed of output reaction to input change
 - $t_p = \frac{1}{2} (t_{pf} + t_{pr})$
- Fall propagation delay, t_{pf}
 - time for output to fall by 50%
 - reference to input **switch**
- Rise propagation delay, t_{pr}
 - time for output to rise by 50%
 - reference to input **switch**
- Ideal expression (if input is step change)
 - $t_{pf} = \ln(2) \tau_n$
 - $t_{pr} = \ln(2) \tau_p$
- Total Propagation Delay
 - $t_p = 0.35(\tau_n + \tau_p)$



Propagation delay measurement:
- from time input reaches 50% value
- to time output reaches 50% value

Add rise and fall propagation delays for total value



Switching Speed - Resistance

- Rise & Fall Time
 - $t_f = 2.2 \tau_n, t_r = 2.2 \tau_p,$
 - Propagation Delay
 - $t_p = 0.35(\tau_n + \tau_p)$
 - In General
 - delay $\propto \tau_n + \tau_p$
 - $\tau_n + \tau_p = C_{out} (R_n + R_p)$
 - Define delay in terms of design parameters
 - $R_n + R_p = \frac{(V_{DD} - V_t)(\beta_n + \beta_p)}{\beta_n \beta_p (V_{DD} - V_t)^2}$
 - $R_n + R_p = \frac{\beta_n + \beta_p}{\beta_n \beta_p (V_{DD} - V_t)}$
- if $V_t = V_{tn} = |V_{tp}|$

$$\tau_n = R_n C_{out}$$

$$\tau_p = R_p C_{out}$$

$$R_n = 1/[\beta_n (V_{DD} - V_{tn})]$$

$$\beta = \mu C_{ox} (W/L)$$

$$R_p = 1/[\beta_p (V_{DD} - |V_{tp}|)]$$

$$C_{out} = C_{Dn} + C_{Dp} + C_L$$

Beta Matched if $\beta_n = \beta_p = \beta,$

$$R_n + R_p = \frac{2}{\beta (V_{DD} - V_t)} = \frac{2L}{\mu C_{ox} W (V_{DD} - V_t)}$$

Width Matched if $W_n = W_p = W,$ and $L = L_n = L_p$

$$R_n + R_p = \frac{L (\mu_n + \mu_p)}{(\mu_n \mu_p) C_{ox} W (V_{DD} - V_t)}$$

To decrease R's, $\downarrow L, \uparrow W, \uparrow V_{DD}, (\uparrow \mu_p, \uparrow C_{ox})$



Switching Speed - Capacitance

- From Resistance we have

- $\downarrow L$, $\uparrow W$, $\uparrow VDD$, ($\uparrow \mu_p$, $\uparrow C_{ox}$)
- but $\uparrow VDD$ increases power
- $\uparrow W$ increases C_{out}

- C_{out}

- $C_{out} = \frac{1}{2} C_{ox} L (W_n + W_p) + C_j 2L (W_n + W_p) + 3 C_{ox} L (W_n + W_p)$
 - assuming junction area $\sim W \cdot 2L$
 - neglecting sidewall capacitance
- $C_{out} \approx L (W_n + W_p) [3 \frac{1}{2} C_{ox} + 2 C_j]$
- $C_{out} \propto L (W_n + W_p)$

To decrease C_{out} , $\downarrow L$, $\downarrow W$, ($\downarrow C_j$, $\downarrow C_{ox}$)

- Delay $\propto C_{out}(R_n + R_p) \propto L W \frac{L}{W VDD} = \frac{L^2}{VDD}$


$$C_{out} = C_{Dn} + C_{Dp} + C_L$$

if $L = L_n = L_p$ estimate

$$C_L = 3 (C_{Gn} + C_{Gp}) = 3 C_{ox} (W_n L + W_p L)$$

$$C_{Dn} = \frac{1}{2} C_{ox} W_n L + C_j A_{Dnbot} + C_{jsw} P_{Dnsw}$$

$$C_{Dp} = \frac{1}{2} C_{ox} W_p L + C_j A_{Dpbot} + C_{jsw} P_{Dpsw}$$



Decreasing L (reducing feature size) is best way to improve speed!

Switching Speed -Local Modification

- Previous analysis applies to the overall design
 - shows that reducing feature size is critical for higher speed
 - general result useful for creating cell libraries
- How do you improve speed within a specific gate?
 - increasing W in one gate will not increase C_G of the load gates
 - $C_{out} = C_{Dn} + C_{Dp} + C_L$
 - increasing W in one logic gate will increase $C_{Dn/p}$ but not C_L
 - C_L depends on the size of the tx gates at the output
 - as long as they keep minimum W , C_L will be constant
 - thus, **increasing W is a good way to improve the speed within a local point**
 - But, **increasing W increases chip area needed**, which is bad
 - fast circuits need more chip area (chip "real estate")
- Increasing V_{DD} is not a good choice because it **increases power consumption**



CMOS Power Consumption

- $P = P_{DC} + P_{dyn}$
 - P_{DC} : DC (static) term
 - P_{dyn} : dynamic (signal changing) term

• P_{DC}

- $P = I_{DD} V_{DD}$


- I_{DD} DC current from power supply
- ideally, $I_{DD} = 0$ in CMOS: ideally only current during switching action
- leakage currents cause $I_{DD} > 0$, define **quiescent** leakage current, I_{DDQ} (due largely to leakage at substrate junctions)

- $P_{DC} = I_{DDQ} V_{DD}$

• P_{dyn} , power required to switch the state of a gate

- charge transferred during transition, $Q_e = C_{out} V_{DD}$
- assume each gate must transfer this charge 1x/clock cycle
- $P_{average} = V_{DD} Q_e f = C_{out} V_{DD}^2 f$, f = frequency of signal change

- Total Power, $P = I_{DDQ} V_{DD} + C_{out} V_{DD}^2 f$




Power increases with C_{out} and frequency, and **strongly** with V_{DD} (second order).



Multi-Input Gate Signal Transitions

- In multi-input gates multiple signal transitions produce output changes
- What signal transitions need to be analyzed?
 - for a general N-input gate with M_0 low output states and M_1 high output states
 - # high-to-low output transitions = $M_0 \cdot M_1$
 - # low-to-high output transitions = $M_1 \cdot M_0$
 - total transitions to be characterized = $2 \cdot M_0 \cdot M_1$
 - example: NAND has $M_0 = 1$, $M_1 = 3$
 - don't test/characterize cases without output transitions
- **Worst-case delay** is the slowest of all possible cases
 - worst-case high-to-low
 - worst-case low-to-high
 - often different input transitions for each of these cases


	V_A	V_B	V_{out}	
(i)	0	0	V_{DD}	
(ii)	0	V_{DD}	V_{DD}	
(iii)	V_{DD}	0	V_{DD}	
	V_{DD}	V_{DD}	0	

(a). Transition table




Series/Parallel Equivalent Circuits

- Scale both W and L
 - no effective change in W/L
 - increases gate capacitance






inputs must be at same value/voltage

- Series Transistors
 - increases effective L



- Parallel Transistors
 - increases effective W




NAND: DC Analysis

- Multiple Inputs
- Multiple Transitions
- Multiple VTCs


	V_A	V_B	V_{out}
(i)	0	0	V_{DD}
(ii)	0	V_{DD}	V_{DD}
(iii)	V_{DD}	0	V_{DD}
	V_{DD}	V_{DD}	0

(a) Transition table



(b) VTC family

- VTC varies with transition
 - transition from 0,0 to 1,1 pushed right of others
 - why?
- V_M varies with transition
 - assume all tx have same L
 - $V_M = V_A = V_B = V_{out}$
 - can merge transistors at this point
 - if $W_{pA} = W_{pB}$ and $W_{nA} = W_{nB}$
 - series nMOS, $\beta_n \Rightarrow \frac{1}{2} \beta_n$
 - parallel pMOS, $\beta_p \Rightarrow 2 \beta_p$
- can now calculate the NAND V_M



NAND Switching Point

- Calculate V_M for NAND
 - 0,0 to 1,1 transition
 - all tx change states (on, off)
 - in other transitions, only 2 change
 - $V_M = V_A = V_B = V_{out}$
 - set $I_{Dn} = I_{Dp}$, solve for V_M

$$V_M = \frac{V_{DD} - |V_{tp}| + V_m \frac{1}{2} \sqrt{\frac{\beta_n}{\beta_p}}}{1 + \frac{1}{2} \sqrt{\frac{\beta_n}{\beta_p}}}$$

- denominator reduced more
 - VTC shifts right




- For NAND with N inputs

$$V_M = \frac{V_{DD} - |V_{tp}| + V_m \frac{1}{N} \sqrt{\frac{\beta_n}{\beta_p}}}{1 + \frac{1}{N} \sqrt{\frac{\beta_n}{\beta_p}}}$$

series nMOS means more resistance to output **falling**, shifts VTC to right

to balance this effect and set V_M to $V_{DD}/2$, can increase β by increasing W_n

but, since $\mu_n > \mu_p$, $V_M \approx V_{DD}/2$ when $W_n = W_p$



NOR: DC Analysis

- Similar Analysis to NAND
- Critical Transition
 - 0,0 to 1,1
 - when all transistors change
- V_M for NOR2 critical transition
 - if $W_{pA} = W_{pB}$ and $W_{nA} = W_{nB}$
 - parallel nMOS, $\beta_n \Rightarrow 2 \beta_n$
 - series pMOS, $\beta_p \Rightarrow \frac{1}{2} \beta_p$

$$V_M = \frac{V_{DD} - |V_{tp}| + 2V_{tn} \sqrt{\frac{\beta_n}{\beta_p}}}{1 + 2 \sqrt{\frac{\beta_n}{\beta_p}}}$$

for NOR2


$$V_M = \frac{V_{DD} - |V_{tp}| + NV_{tn} \sqrt{\frac{\beta_n}{\beta_p}}}{1 + N \sqrt{\frac{\beta_n}{\beta_p}}}$$

for NOR-N


- series pMOS resistance means slower rise
- VTC shifted to the left
- to set V_M to $V_{DD}/2$, increase W_p
 - this will increase β_p

	V_A	V_B	V_{out}
	0	0	V_{DD}
(iii)	0	V_{DD}	0
(ii)	V_{DD}	0	0
(i)	V_{DD}	V_{DD}	0

(a) Transition table




(b) VTC family




NAND: Transient Analysis

- NAND RC Circuit
 - R: standard channel resistance
 - C: $C_{out} = C_L + C_{Dn} + 2C_{Dp}$
- Rise Time, t_r
 - Worst case charge circuit
 - 1 pMOS ON
 - $t_r = 2.2 \tau_p$
 - $\tau_p = R_p C_{out}$
 - best case charge circuit
 - 2 pMOS ON, $R_p \Rightarrow R_p/2$
- Fall Time, t_f
 - Discharge Circuit
 - 2 series nMOS, $R_n \Rightarrow 2R_n$
 - must account for internal cap, C_x
 - $t_f = 2.2 \tau_n$
 - $\tau_n = C_{out} (2 R_n) + C_x R_n$



(a) Charging circuit $i_{dis,1}$



(b) Discharging circuit

$$C_x = C_{Sn} + C_{Dn}$$




NOR: Transient Analysis

- NAND RC Circuit

- R: standard channel resistance
- C: $C_{out} = C_L + 2C_{Dn} + C_{Dp}$


- Fall Time, t_f

- Worst case discharge circuit
 - 1 nMOS ON
- $t_f = 2.2 \tau_n$
 - $\tau_n = R_n C_{out}$
- best case discharge circuit
 - 2 nMOS ON, $R_n \Rightarrow R_n/2$



- Rise Time, t_r

- Charge Circuit
 - 2 series pMOS, $R_p \Rightarrow 2R_p$
 - must account for internal cap, C_y
- $t_r = 2.2 \tau_p$
 - $\tau_p = C_{out} (2 R_p) + C_y R_p$




NAND/NOR Performance

- Inverter: symmetry ($V_M = V_{DD}/2$), $\beta_n = \beta_p$
 - $(W/L)_p = \mu_n/\mu_p (W/L)_n$
- Match INV performance with **NAND**
 - pMOS, $\beta_p = \beta_p$, same as inverter
 - nMOS, $\beta_N = 2\beta_n$, to balance for 2 series nMOS
- Match INV performance with **NOR**
 - pMOS, $\beta_p = 2\beta_p$, to balance for 2 series pMOS
 - nMOS, $\beta_N = \beta_n$, same as inverter


β is adjusted by changing transistor size (width)

NAND and NOR will still be slower due to **larger C_{out}**


This can be extended to 3, 4, ... N input NAND/NOR gates



(a) Inverter



(b) NAND2




(c) NOR2



NAND/NOR Transient Summary

- Critical Delay Path
 - paths through series transistors will be slower
 - more series transistors means worse delays

- Tx Sizing Considerations
 - increase W in series transistors
 - balance β_n/β_p for each cell




- Worst Case Transition
 - when all series transistor go from OFF to ON
 - and all internal caps have to be
 - charged (NOR)
 - discharged (NAND)



Performance Considerations

- Speed based on β_n , β_p and parasitic caps
 - DC performance (V_M , noise) based on β_n/β_p
 - Design for speed not necessarily provide good DC performance
 - Generally set tx size to optimize speed and then test DC characteristics to ensure adequate noise immunity
-
- Review Inverter: Our performance reference point
 - for symmetry ($V_M = V_{DD}/2$), $\beta_n = \beta_p$
 - which requires $(W/L)_p = \mu_n/\mu_p (W/L)_n$
 - Use inverter as reference point for more complex gates
-
- **Apply slowest arriving inputs to series node closest to output**
 - let faster signals begin to charge/discharge nodes closer to VDD and Ground



Timing in Complex Logic Gates

- **Critical delay path** is due to series-connected transistors

• Example: $f = \overline{x(y+z)}$

- assume all tx are same size

• Fall time critical delay

- worst case, x ON, and y or z ON

- $t_f = 2.2 \tau_n$


- $\tau_n = R_n C_n + 2 R_n C_{out}$
 - $C_{out} = 2C_{Dp} + C_{Dn} + C_L$
 - $C_n = 2C_{Dn} + C_{Sn}$

• Rise time critical delay

- worst case, y and z ON, x OFF

- $t_r = 2.2 \tau_p$

- $\tau_p = R_p C_p + 2 R_p C_{out}$
 - $C_{out} = 2C_{Dp} + C_{Dn} + C_L$
 - $C_p = C_{Dp} + C_{Sp}$



size vs. tx speed considerations

$\uparrow W_{nx} \Rightarrow \downarrow R_n$ but $\uparrow C_{out}$ and $\uparrow C_n$
 $\downarrow W_{ny} \Rightarrow \downarrow C_n$ but $\uparrow R_n$

$\uparrow W_{pz} \Rightarrow \downarrow R_p$ but $\uparrow C_{out}$ and $\uparrow C_p$
 $\downarrow W_{px} \Rightarrow$ **no effect on critical path!**



Sizing in Complex Logic Gates

- Improving speed within a single logic gate

An Example: $f = (a b + c d) x$


nMOS

- discharge through 3 series nMOS
- set $\beta_N = 3\beta_n$

pMOS


- charge through 2 series pMOS
- set $\beta_p = 2\beta_p$
- but, M_{xp} is alone so $\beta_{p1} = \beta_p$
 - but setting $\beta_{p1} = 2\beta_p$ might make layout easier

- These large transistors will increase capacitance and layout area and may only give a small increase in speed
- Advanced logic structures are best way to improve speed




Timing in Multi-Gate Circuits

- What is the worst-case delay in multi-gate circuits?



A	B	C	D	F	
0	0	0	0	0	$C \uparrow$
0	0	0	1	0	$C \uparrow D \downarrow$
0	0	1	0	1	
1	0	0	0	0	$B \uparrow$
1	1	0	0	1	
1	1	1	1	1	

- too many transitions to test manually
- **Critical Path**
 - longest delay through a circuit block
 - largest sum of delays, from input to output
 - intuitive analysis: signal that passes through most gates
 - not always true. can be slower path through fewer gates



path through most gates

critical path if delay at D input is very slow



Power in Multi-Input Logic Gates

- Inverter Power Consumption

- $P = P_{DC} + P_{dyn} = V_{DD}I_{DDQ} + C_{out}V_{DD}^2f$

- assumes gates switch output state once per clock cycle, f

- Multi-Input Gates

- same DC component as inverter, $P_{DC} = V_{DD}I_{DDQ}$

- for dynamic power, need to estimate "activity" of the gate, how often will the output be switching

- $P_{dyn} = aC_{out}V_{DD}^2f$, $a = \text{activity coefficient}$

- estimate activity from truth table

- $a = p_0p_1$

- $p_0 = \text{prob. output is at 0}$

- $p_1 = \text{prob. of transition to 1}$


		NOR	NAND
A	B	$\overline{A+B}$	$\overline{A \cdot B}$
0	0	1	1
0	1	0	1
1	0	0	1
1	1	0	0

$p_0=0.75$ $p_0=0.25$
 $p_1=0.25$ $p_1=0.75$
 $a=3/16$ $a=3/16$



Timing Analysis of Transmission Gates

- TG = parallel nMOS and pMOS
- RC Model
 - in general, only one tx active at same time
 - nMOS pulls output low
 - pMOS pushes output high
 - $R_{TG} = \max(R_n, R_p)$
 - $C_{in} = C_{Sn} + C_{Dp}$
 - if output at higher voltage than input
 - larger W will decrease R but increase C_{in}



- Note: no connections to VDD-Ground. Input signal, V_{in} , must drive TG output; TG just adds extra delay




Pass Transistor

- Single nMOS or pMOS tx
- Often used in place of TGs
 - less area and wiring
 - can't pull to both VDD and Ground
 - typically use nMOS for better speed



Rise and Fall Times

- $\tau_n = R_n C_{out}$



- $t_f = 2.94 \tau_n$

- $t_r = 18 \tau_n$



- much slower than fall time

nMOS can't pull output to VDD

- rise time suffers from threshold loss in nMOS

